Performance analysis of multi-scaling voltage level shifter for low-power applications

被引:0
|
作者
Vaithiyanathan, D. [1 ]
Kurmi, Megha Singh [1 ]
Mishra, Alok Kumar [1 ]
Pari, Britto J. [2 ]
机构
[1] Natl Inst Technol Delhi, Dept Elect & Commun Engn, Delhi, India
[2] Sri Sai Ram Engn Coll, Dept Elect & Commun Engn, Chennai, Tamil Nadu, India
关键词
CMOS; Level converter; Low power; Sub-threshold; Voltage level shifter; CMOS LEVEL; HIGH-SPEED;
D O I
10.1108/WJE-02-2020-0043
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Purpose In complementary metal-oxide-semiconductor (CMOS) logic circuits, there is a direct square proportion of supply voltage on dynamic power. If the supply voltage is high, then more amount of energy will be consumed. Therefore, if a low voltage supply is used, then dynamic power will also be reduced. In a mixed signal circuit, there can be a situation when lower voltage circuitry has to drive large voltage circuitry. In such a case, P-type metal-oxide-semiconductor of high-voltage circuitry may not be switched off completely by applying a low voltage as input. Therefore, there is a need for level shifter where low-voltage and high-voltage circuits are connected. In this paper the multi-scaling voltage level shifter is presented which overcomes the contention problems and suitable for low-power applications. Design/methodology/approach The voltage level shifter circuit is essential for digital and analog circuits in the on-chip integrated circuits. The modified voltage level shifter and reported energy-efficient voltage level shifter have been optimally designed to be functional in all process voltage and temperature corners for VDDH = 5V, VDDL = 2V and the input frequency of 5 MHz. The modified voltage level shifter and reported shifter circuits are implemented using Cadence Virtuoso at 90 nm CMOS technology and the comparison is made based on speed and power consumed by the circuit. Findings The voltage level shifter circuit discussed in this paper removes the contention problem that is present in conventional voltage level shifter. Moreover, it has the capability for up and down conversion and reduced power and delay as compared to conventional voltage level shifter. The efficiency of the circuit is improved in two ways, first, the current of the pull-up device is reduced and second, the strength of the pull-down device is increased. Originality/value The modified level shifter is faster for switching low input voltage to high output voltage and also high input voltage to low output voltage. The average power consumption for the multi-scaling voltage level shifter is 259.445 mu W. The power consumption is very less in this technique and it is best suitable for low-power applications.
引用
收藏
页码:803 / 809
页数:7
相关论文
共 50 条
  • [21] Dynamic Voltage and Frequency Scaling for Low-power Multi-precision Reconfigurable Multiplier
    Zhang, Xiaoxiao
    Bermak, Amine
    Boussaid, Farid
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 45 - 48
  • [22] An Ultra-Low Leakage and Wide-Range Voltage Level Shifter for Low-Power Digital CMOS VLSIs
    Yuan, Ang
    Zhao, Huidong
    Wang, Xiao
    Li, Zhi
    Qiao, Shushan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1406 - 1410
  • [23] Evaluation of Multi-Level Buck Converters for Low-Power Applications
    Abdulslam, Abdullah
    Amer, S. H.
    Emara, A. S.
    Ismail, Yehea
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 794 - 797
  • [24] Voltage up level shifter with improved performance and reduced power
    Dwivedi, Devesh
    Dwivedi, Suman
    Potladhurthi, Eswararao
    2012 25TH IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE), 2012,
  • [25] Gate-level voltage scaling for low-power design using multiple supply voltages
    Yeh, C
    Chang, MC
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (06): : 334 - 339
  • [26] A dynamically controlled and refreshed low-power level-up shifter
    Huang, Z
    Savaria, Y
    Sawan, M
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 97 - 100
  • [27] Video Scaling Processor Targeted for Low-Power Applications
    Bogusz, Michal
    Modrzyk, Damian
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 285 - 290
  • [28] Simultaneous voltage scaling and gate sizing for low-power design
    Chen, CH
    Sarrafzadeh, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (06) : 400 - 408
  • [29] Low-Power Multimedia System Design by Aggressive Voltage Scaling
    Kurdahi, Fadi J.
    Eltawil, Ahmed
    Yi, Kang
    Cheng, Stanley
    Khajeh, Amin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) : 852 - 856
  • [30] Variations-aware low-power design with voltage scaling
    Azizi, N
    Khellah, MM
    De, V
    Najm, FN
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 529 - 534