Design of reversible logic circuits by means of control gates

被引：0
|
作者：
De Vos, A [1 ]
Desoete, B
Adamski, A
Pietrzak, P
Sibinski, M
Widerski, T
机构：
[1] Univ Gent & Imec VZW, B-9000 Ghent, Belgium
[2] Univ Ghent, B-9000 Ghent, Belgium
[3] Tech Univ Lodz, PL-90924 Lodz, Poland
来源：
INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2000年 / 1918卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A design methodology for reversible logic circuits is presented. Any boolean function can be built using the three fundamental building blocks of Feynman. The implementation of these logic gates into electronic circuitry is based on c-MOS technology and pass-transistor design. We present a chip containing single Feynman gates, as well as an application: a chip containing a fully reversible four-bit adder. We propose a generalization of the Feynman gates: the reversible control gates.
引用
收藏
页码：255 / 264
页数：10
相关论文
共 50 条
  • [21] Exploiting Reversible Logic Design for Implementing Adiabatic Circuits
    Rauchenecker, Andreas
    Ostermann, Timm
    Wille, Robert
    PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS - MIXDES 2017, 2017, : 264 - 270
  • [22] Design of Combinational Logic circuits for Low power Reversible Logic circuits in Quantum Cellular Automata
    Anand, I. Vivek
    Kamaraj, A.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [23] A Design Flow of Combined Logic Circuits with Reconfigurable Electro-optical Logic Gates
    Su, Tung-Yu
    2023 IEEE SILICON PHOTONICS CONFERENCE, SIPHOTONICS, 2023,
  • [24] Implementation of CMOS Logic Circuits with Perfect Fault Detection Using Preservative Reversible Gates
    Parvin, Sajjad
    Altun, Mustafa
    2019 IEEE 25TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2019), 2019, : 64 - 67
  • [25] Design of Special Circuits Using State-of-The-Art Reversible Gates
    Murkumbi, Omkar
    Elarabi, Tarek
    UKSIM-AMSS 10TH EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS), 2016, : 218 - 222
  • [26] Finding the Redundant Gates in Reversible Circuits
    Pfuhl, Matthias
    Ritter, Joerg
    Molitor, Paul
    REVERSIBLE COMPUTATION, RC 2018, 2018, 11106 : 205 - 219
  • [27] CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 217 - 225
  • [28] Design and simulation of reconfigurable optical logic gates for integrated optical circuits
    Soma, Savita
    Gowre, Sanjay Kumar C.
    Sonth, Mahesh V.
    Gadgay, Baswaraj
    Jyoti, B.
    OPTICAL AND QUANTUM ELECTRONICS, 2023, 55 (04)
  • [29] Design and simulation of reconfigurable optical logic gates for integrated optical circuits
    Savita Soma
    Sanjay Kumar C. Gowre
    Mahesh V. Sonth
    Baswaraj Gadgay
    B. Jyoti
    Optical and Quantum Electronics, 2023, 55
  • [30] Design of reversible shift register using reduced number of logic gates
    Maity, Heranmoy
    Banerjee, Sudipta
    Biswas, Arindam
    Pal, Anita
    Bhattacharjee, Anup Kumar
    Micro and Nanosystems, 2020, 12 (01) : 33 - 37
12345