Abstraction of Programming Models Across Multi-Core and GPGPU Architectures

被引:0
|
作者
Beach, Thomas H. [1 ]
Grimstead, Ian J. [1 ]
Walker, David W. [1 ]
Avis, Nick J. [1 ]
机构
[1] Cardiff Univ, Cardiff Sch Comp Sci, Queens Bldg,5 Parade, Cardiff CF24 3AA, S Glam, Wales
关键词
Application Acceleration; ClearSpeed; GPGPU; Performance Comparison; Semi-Automatic Porting;
D O I
10.3233/978-1-60750-530-3-554
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Work in the field of application acceleration devices is showing great promise, but still remains a tool largely for computer scientists with domain knowledge, given the complexity of porting existing algorithms to new architectures or environments. Such porting is hindered by the lack of abstraction available. We present our latest work in the development of a novel solution to this abstraction problem; an intelligent semi-automatic porting system. This allows a higher level of abstraction where the user does not have to intervene or annotate their source code, while maintaining reasonable levels of performance. We present comparisons between manual and automatic code ports on two different platforms (NVIDIA CUDA and ClearSpeed C-n), showing the versatility of this approach.
引用
收藏
页码:554 / 561
页数:8
相关论文
共 50 条
  • [1] Parallel Programming Tools for Multi-core Architectures
    Mohr, Bernd
    Krammer, Bettina
    Mix, Hartmut
    PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 643 - 652
  • [2] OnipSs: A PROPOSAL FOR PROGRAMMING HETEROGENEOUS MULTI-CORE ARCHITECTURES
    Duran, Alejandro
    Ayguade, Eduard
    Badia, Rosa M.
    Labahta, Jesus
    Martinell, Luis
    Martorell, Xavier
    Planas, Judit
    PARALLEL PROCESSING LETTERS, 2011, 21 (02) : 173 - 193
  • [3] MODELS FOR PARALLEL WORKFLOW PROCESSING ON MULTI-CORE ARCHITECTURES
    Rauber, Thomas
    Ruenger, Gudula
    ICEIS 2008: PROCEEDINGS OF THE TENTH INTERNATIONAL CONFERENCE ON ENTERPRISE INFORMATION SYSTEMS, VOL ISAS-2: INFORMATION SYSTEMS ANALYSIS AND SPECIFICATION, VOL 2, 2008, : 220 - +
  • [4] Multi-core Portability Abstraction
    Forsell, Martti
    Hiivala, Mikko
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 778 - 785
  • [5] Automatic Parallelization of Simulink Models for Multi-core Architectures
    Tuncali, Cumhur Erkan
    Fainekos, Georgios
    Lee, Yann-Hang
    2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 964 - 971
  • [6] Heterogeneous multi-core architectures
    Mitra, Tulika
    IPSJ Transactions on System LSI Design Methodology, 2015, 8 : 51 - 62
  • [7] The multi-core programming challenge
    Cooke, Daniel
    22ND INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING & KNOWLEDGE ENGINEERING (SEKE 2010), 2010, : 3 - 4
  • [8] Comparing programming models for medical imaging on multi-core systems
    Kegel, Philipp
    Schellmann, Maraike
    Gorlatch, Sergei
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2011, 23 (10): : 1051 - 1065
  • [9] Multi-core Architectures and Streaming Applications
    Smit, Gerard J. M.
    Kokkeler, Andre B. J.
    Wolkotte, Pascal T.
    de Burgwal, Marcel D. van
    SLIP '08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, 2008, : 35 - 42
  • [10] Scheduling Techniques for Multi-Core Architectures
    Hatanaka, Akira
    Bagherzadeh, Nader
    PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, 2009, : 865 - 870