Abstraction of Programming Models Across Multi-Core and GPGPU Architectures

被引:0
|
作者
Beach, Thomas H. [1 ]
Grimstead, Ian J. [1 ]
Walker, David W. [1 ]
Avis, Nick J. [1 ]
机构
[1] Cardiff Univ, Cardiff Sch Comp Sci, Queens Bldg,5 Parade, Cardiff CF24 3AA, S Glam, Wales
关键词
Application Acceleration; ClearSpeed; GPGPU; Performance Comparison; Semi-Automatic Porting;
D O I
10.3233/978-1-60750-530-3-554
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Work in the field of application acceleration devices is showing great promise, but still remains a tool largely for computer scientists with domain knowledge, given the complexity of porting existing algorithms to new architectures or environments. Such porting is hindered by the lack of abstraction available. We present our latest work in the development of a novel solution to this abstraction problem; an intelligent semi-automatic porting system. This allows a higher level of abstraction where the user does not have to intervene or annotate their source code, while maintaining reasonable levels of performance. We present comparisons between manual and automatic code ports on two different platforms (NVIDIA CUDA and ClearSpeed C-n), showing the versatility of this approach.
引用
收藏
页码:554 / 561
页数:8
相关论文
共 50 条
  • [41] A Hybrid Parallel Tridiagonal Solver on Multi-core Architectures
    Tang, Guangping
    Li, Kenli
    Li, Keqin
    Chen, Hang
    Du, Jiayi
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2014, : 605 - 614
  • [42] Automated Tuning in Parallel Sorting on Multi-core Architectures
    Lin, Haibo
    Li, Chao
    Wang, Qian
    Zhao, Yi
    Pan, Ninghe
    Zhuang, Xiaotong
    Shao, Ling
    EURO-PAR 2010 PARALLEL PROCESSING, PT I, 2010, 6271 : 14 - +
  • [43] Optimizing process creation and execution on multi-core architectures
    Kulkarni, Abhishek
    Ionkov, Latchesar
    Lang, Michael
    Lumsdaine, Andrew
    INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2013, 27 (02): : 147 - 161
  • [44] Sparse matrix operations on several multi-core architectures
    Trinitis, Carsten
    Kuestner, Tilman
    Weidendorfer, Josef
    Smajic, Jasmin
    JOURNAL OF SUPERCOMPUTING, 2011, 57 (02): : 132 - 140
  • [45] High Performance Global Illumination on Multi-core Architectures
    Padron, Emilio J.
    Amor, Margarita
    Doallo, Ramon
    Boo, Montserrat
    PROCEEDINGS OF THE PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2009, : 93 - +
  • [46] Performance issues in emerging homogeneous multi-core architectures
    Kayi, Abdullah
    El-Ghazawi, Tarek
    Newby, Gregory B.
    SIMULATION MODELLING PRACTICE AND THEORY, 2009, 17 (09) : 1485 - 1499
  • [47] Practice of Parallelizing Network Applications on Multi-core Architectures
    Wang, Junchang
    Cheng, Haipeng
    Hua, Bei
    Tang, Xinan
    ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2009, : 204 - 213
  • [48] A parallel algorithm for coverage optimization on multi-core architectures
    Wei, Ran
    Murray, Alan T.
    INTERNATIONAL JOURNAL OF GEOGRAPHICAL INFORMATION SCIENCE, 2016, 30 (03) : 432 - 450
  • [49] Characterizing Betweenness Centrality Algorithm on Multi-core Architectures
    Tu, Dengbiao
    Tan, Guangming
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, PROCEEDINGS, 2009, : 182 - 189
  • [50] Hardware Supported Time Synchronization in Multi-Core Architectures
    Lynch, Elizabeth Whitaker
    Riley, George F.
    PADS 2009: 23RD WORKSHOP ON PRINCIPLES OF ADVANCED AND DISTRIBUTED SIMULATION, PROCEEDINGS, 2009, : 88 - 94