Co-design of micro-fluidic heat sink and thermal through-silicon-vias for cooling of three-dimensional integrated circuit

被引:11
|
作者
Shi, Bing [1 ]
Srivastava, Ankur [1 ]
Bar-Cohen, Avram [1 ]
机构
[1] Univ Maryland, College Pk, MD 20742 USA
关键词
cooling; heat sinks; integrated circuit packaging; microfluidics; thermal conductivity; thermal management (packaging); three-dimensional integrated circuits; microfluidic heat sink codesign; through-silicon-vias; thermal TSV; 3D integrated circuit; integrated circuit cooling; chip thermal management; microchannel based liquid cooling; interlayer thermal conductivity; thermal profile; heat removal agent; heat conduction; PERFORMANCE;
D O I
10.1049/iet-cds.2013.0026
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Three-dimensional integrated circuits (3D-ICs) bring about new challenges to chip thermal management because of their high heat densities. Micro-channel-based liquid cooling and thermal through-silicon-vias (TSVs) have been adopted to alleviate the thermal issues in 3D-ICs. Thermal TSV enables higher interlayer thermal conductivity thereby achieving a more uniform thermal profile. Although somewhat effective in reducing temperatures, they are limited by the nature of the heat sink. On the other hand, micro-channel-based liquid cooling is significantly capable of addressing 3D-IC cooling needs, but consumes a lot of extra power for pumping coolant through channels. This study proposes a hybrid 3D-IC cooling scheme which combines micro-channel liquid cooling and thermal TSV with one acting as heat removal agent, whereas the other enabling beneficial heat conduction paths to the micro-channel structures. The experimental results show that the proposed hybrid cooling scheme provides much better cooling capability than using only thermal TSVs, although consuming 56% less cooling power compared with pure micro-channel cooling.
引用
收藏
页码:223 / 231
页数:9
相关论文
共 50 条
  • [21] Three-dimensional thermal analysis of heat sinks with circular cooling micro-channels
    Kroeker, CJ
    Soliman, HM
    Ormiston, SJ
    INTERNATIONAL JOURNAL OF HEAT AND MASS TRANSFER, 2004, 47 (22) : 4733 - 4744
  • [22] Three-dimensional thermal analysis of heat sinks with circular cooling micro-channels
    Kroeker, CJ
    Soliman, HM
    Ormiston, SJ
    FIRST INTERNATIONAL CONFERENCE ON MICROCHANNELS AND MINICHANNELS, 2003, : 731 - 738
  • [23] THERMO-ELECTRICAL CO-DESIGN OF THREE-DIMENSIONAL INTEGRATED CIRCUITS: CHALLENGES AND OPPORTUNITIES
    Bar-Cohen, Avram
    Srivastava, Ankur
    Shi, Bing
    COMPUTATIONAL THERMAL SCIENCES, 2013, 5 (06): : 441 - 458
  • [24] Thermal Analysis of Three-Dimensional ICs, Investigating The Effect of Through-Silicon Vias and Fabrication Parameters
    Said, Mostafa
    Mehdipour, Farhad
    El-Sayed, Mohamed
    2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 165 - 168
  • [25] Characterization of thermal stresses in through-silicon vias for three-dimensional interconnects by bending beam technique
    Ryu, Suk-Kyu
    Jiang, Tengfei
    Lu, Kuan H.
    Im, Jay
    Son, Ho-Young
    Byun, Kwang-Yoo
    Huang, Rui
    Ho, Paul S.
    APPLIED PHYSICS LETTERS, 2012, 100 (04)
  • [26] Power bumps and through-silicon-vias placement with optimised power mesh structure for power delivery network in three-dimensional-integrated circuits
    Jang, Cheoljon
    Kim, Jaehwan
    Ahn, Byunggyu
    Chong, Jongwha
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2013, 7 (01): : 11 - 20
  • [27] Three-Dimensional Integrated Circuit With Embedded Microfluidic Cooling: Technology, Thermal Performance, and Electrical Implications
    Zhang, Xuchen
    Han, Xuefei
    Sarvey, Thomas E.
    Green, Craig E.
    Kottke, Peter A.
    Fedorov, Andrei G.
    Joshi, Yogendra
    Bakir, Muhannad S.
    JOURNAL OF ELECTRONIC PACKAGING, 2016, 138 (01)
  • [28] X-ray microscopy and automatic detection of defects in through silicon vias in three-dimensional integrated circuits
    Wolz, Benedikt Christopher
    Jaremenko, Christian
    Vollnhals, Florian
    Kling, Lasse
    Wrege, Jan
    Christiansen, Silke
    ENGINEERING REPORTS, 2022, 4 (12)
  • [29] Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits
    Weerasekera, Roshan
    Grange, Matt
    Pamunuwa, Dinesh
    Tenhunen, Hannu
    Zheng, Li-Rong
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 322 - +
  • [30] Low-frequency Testing of Through Silicon Vias for Defect Diagnosis in Three-dimensional Integration Circuit Stacking Technology
    Xu, Yichao
    Miao, Min
    Fang, Runiu
    Sun, Xin
    Zhu, Yunhui
    Sun, Minggang
    Wang, Guanjiang
    Jin, Yufeng
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1986 - 1991