Direct Source-to-Drain Tunneling Current in Ultra-Short Channel DG MOSFETs by Wavelet Transform

被引：0

作者：

Yilmaz, Kerim ^{[1
,2
]}

Farokhnejad, Atieh ^{[1
,2
]}

Criado, Francisco ^{[3
]}

Iniguez, Benjamin ^{[2
]}

Lime, Francois ^{[2
]}

Kloes, Alexander ^{[3
]}

机构：

[1] TH Mittelhessen Univ Appl Sci, NanoP, Giessen, Germany

[2] Univ Rovira & Virgili, DEEEA, Tarragona, Spain

[3] THM, NanoP, Giessen, Germany

来源：

LATIN AMERICAN ELECTRON DEVICES CONFERENCE (LAEDC 2020) | 2020年

关键词：

direct source-to-drain tunneling; Wavelet; WKB; NEGF; Tsu-Esaki formula; tunneling probability; device simulation; double-gate (DG); ultra-short channel; ultra-thin body; short-channel effect (SCE);

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work, a new approach to determine the effect of direct source-to-drain tunneling (DSDT) on 2-D double-gate (DG) MOSFETs is presented. The tunneling probability of electrons with different energy levels and tunneling distances through the potential barrier is calculated using harmonic wavelets and the results are compared to those calculated with the Wentzel-Kramers-Brillouin (WKB) method. Next, by having the tunneling probability the DSDT current is calculated and compared to TCAD simulations data, which are based on WKB model, and also to NanoMOS, a Non-Equilibrium Green's Function (NEGF) 2-D simulator for DG devices. The difference between these methods and their impacts on the resulted DSDT as well as the subthreshold behavior are investigated. Furthermore, a first step towards compact modeling is made by approximating the tunneling current density.

引用

页数：4

共 50 条

[21] Nanowire gate-all-around MOSFETs modeling: ballistic transport incorporating the source-to-drain tunneling
Cheng, He
Liu, Tiefeng
Zhang, Chao
Liu, Zhifeng
Yang, Zhijia
Nakazato, Kazuo
Zhang, Zhipeng
JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (07)
[22] Drain and source resistances of short-channel LDD MOSFETs
Hassan, MR
Liou, JJ
OrtizConde, A
Sanchez, FJG
Fernandes, EG
SOLID-STATE ELECTRONICS, 1997, 41 (05) : 778 - 780
[23] Dopant-Segregated Schottky Source/Drain Double-Gate MOSFET Design in the Direct Source-to-Drain Tunneling Regime
Vega, Reinaldo A.
Liu, Kevin
Liu, Tsu-Jae King
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 2016 - 2026
[24] Channel length scaling limits of III-V channel MOSFETs governed by source-drain direct tunneling
Koba, Shunsuke
Ohmori, Masaki
Maegawa, Yosuke
Tsuchiya, Hideaki
Kamakura, Yoshinari
Mori, Nobuya
Ogawa, Matsuto
JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (04)
[25] Current and capacitance modeling of short-channel DG MOSFETs
Borli, H.
Kolberg, S.
Fjeldly, T. A.
Iniguez, B.
2008 7TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 2008, : 34 - +
[26] A new drain current model for short-channel MOSFETs
Abbasian, S
Farjah, E
MICROELECTRONICS RELIABILITY, 2003, 43 (02) : 333 - 338
[27] Study of High-Performance Ge pMOSFET Scaling Accounting for Direct Source-to-Drain Tunneling
Ho, Byron
Xu, Nuo
Liu, Tsu-Jae King
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (09) : 2895 - 2902
[28] Compact Model of Short-channel Cylindrical ballistic Gate-All-Around MOSFET Including the Source-to-drain Tunneling
Cheng, H.
Zhang, Z.
Yang, Z.
Liu, Z.
2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL ENGINEERING (ICECC), 2018, 1026
[29] Modeling of the Impact of Source/Drain regions on Short Channel Effects in MOSFETs
Dutta, T.
Rafhay, Q.
Pananakakis, G.
Ghibaudo, G.
2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 69 - 72
[30] Fundamental Limit to Scaling Si Field-Effect Transistors Due to Source-to-Drain Direct Tunneling
Markov, Stanislav
Kwok, Yanho
Li, Jun
Zhou, Weijun
Zhou, Yi
Chen, Guanhua
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (03) : 1167 - 1173

← 1 2 3 4 5 →