Electromigration Study for Multi-scale Power/Ground Vias in TSV-based 3D ICs

被引:0
|
作者
Pak, Jiwoo [1 ]
Lim, Sung Kyu [2 ]
Pan, David Z. [1 ]
机构
[1] Univ Texas Austin, Austin, TX 78712 USA
[2] Georgia Inst Technol, Atlanta, GA 30332 USA
基金
美国国家科学基金会;
关键词
RELIABILITY;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Electromigration (EM) in power distribution network (PDN) is a major reliability issue in 3D ICs. While the EM issues of local vias and through-silicon-vias (TSV) have been studied separately, the interplay of TSVs and conventional local vias in 3D ICs has not been well investigated. This co-design is necessary when the die-to-die vertical power delivery is done using both TSVs and local interconnects. In this work, we model EM for PDN of 3D ICs with a focus on multi-scale via structure, i.e., TSVs and local vias used together for vertical power delivery. We study the impact of structure, material, and pre-existing void conditions on EM-related lifetime of our multi-scale via structures. Experimental results demonstrate that our EM modeling can effectively capture the EM reliability of the entire multi-scale via in 3D PDN, which can be hard to achieve by the traditional EM analysis based on the individual local via or TSV.
引用
下载
收藏
页码:379 / 386
页数:8
相关论文
共 50 条
  • [31] Modeling and Crosstalk Evaluation of 3-D TSV-Based Inductor With Ground TSV Shielding
    Mondal, Saikat
    Cho, Sang-Bock
    Kim, Bruce C.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) : 308 - 318
  • [32] Tunable 3D TSV-Based Inductor for Integrated Sensors
    Kim, Bruce
    Mondal, Saikat
    Noh, Seok Ho
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 322 - 325
  • [33] Challenges in Testing TSV-Based 3D Stacked ICs: Test Flows, Test Contents, and Test Access
    Marinissen, Erik Jan
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 544 - 547
  • [34] Transient Modeling of TSV-Wire Electromigration and Lifetime Analysis of Power Distribution Network for 3D ICs
    Zhao, Xin
    Wan, Yang
    Scheuermann, Michael
    Lim, Sung Kyu
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 363 - 370
  • [35] An Effective Model for Evaluating Vertical Propagation Delay in TSV-based 3-D ICs
    Watanabe, Masayuki
    Niioka, Nanako
    Kobayashi, Tetsuya
    Karel, Rosely
    Fukase, Masa-aki
    Imai, Masashi
    Kurokawa, Atsushi
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 514 - 518
  • [36] Power Noise in TSV-Based 3-D Integrated Circuits
    Savidis, Ioannis
    Kose, Selcuk
    Friedman, Eby G.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (02) : 587 - 597
  • [37] A Compact Passive Equalizer Design for Differential Channels in TSV-Based 3-D ICs
    Fu, Kai
    Zhao, Wen-Sheng
    Wang, Da-Wei
    Wang, Gaofeng
    Swaminathan, Madhavan
    Yin, Wen-Yan
    IEEE ACCESS, 2018, 6 : 75278 - 75292
  • [38] Chip/Package Co-Analysis of Thermo-Mechanical Stress and Reliability in TSV-based 3D ICs
    Jung, Moongon
    Pan, David Z.
    Lim, Sung Kyu
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 317 - 326
  • [39] Clock Tree Synthesis for TSV-Based 3D IC Designs
    Kim, Tak-Yung
    Kim, Taewhan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (04)
  • [40] Effects of On-Chip Decoupling Capacitors and Silicon Substrate on Power Distribution Networks in TSV-based 3D-ICs
    Kim, Kiyeong
    Pak, Jun So
    Lee, Hyungdong
    Kim, Joungho
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 690 - 697