Parallel Test Generation for Combinatorial Models Based on Multivalued Decision Diagrams

被引:6
|
作者
Bombarda, Andrea [1 ]
Gargantini, Angelo [1 ]
机构
[1] Univ Bergamo, Dept Engn, Bergamo, Italy
关键词
combinatorial testing; multithread test generation; multivalued decision diagrams; STRATEGY;
D O I
10.1109/ICSTW55395.2022.00027
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Combinatorial interaction testing (CIT) is a testing technique that has proved to be effective in finding faults due to the interaction among inputs, and in reducing the number of test cases. One of the most crucial parts of combinatorial testing is the test generation for which many tools and algorithms have been proposed in recent years, with different methodologies and performances. However, generating tests remains a complex procedure that can require a lot of effort (mainly time). Thus, in this paper, we present the tool pMEDICI which aims to reduce the test generation time by parallelizing the generation process and exploiting the recent multithread hardware architectures. It uses Multivalued Decision Diagrams (MDDs) for representing the constraints and the tuples to be tested and extracts from them the t-wise test cases. Our experiments confirm that our tool requires a shorter amount of time for generating combinatorial test suites, especially for complex models, with a lot of parameters and constraints.
引用
收藏
页码:74 / 81
页数:8
相关论文
共 50 条
  • [31] Combinatorial test list generation based on Harmony Search Algorithm
    Alsewari, AbdulRahman A.
    Poston, Robin
    Zamli, Kamal Z.
    Balfaqih, Mohammed
    Aloufi, Khalid S.
    JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING, 2020, 13 (7) : 3361 - 3377
  • [32] Set-Based Algorithms for Combinatorial Test Set Generation
    Kampel, Ludwig
    Simos, Dimitris E.
    TESTING SOFTWARE AND SYSTEMS, ICTSS 2016, 2016, 9976 : 231 - 240
  • [33] Combinatorial test list generation based on Harmony Search Algorithm
    AbdulRahman A. Alsewari
    Robin Poston
    Kamal Z. Zamli
    Mohammed Balfaqih
    Khalid S. Aloufi
    Journal of Ambient Intelligence and Humanized Computing, 2022, 13 : 3361 - 3377
  • [34] Automatic test pattern generation for functional RTL circuits using assignment decision diagrams
    Ghosh, I
    Fujita, M
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 43 - 48
  • [35] Generation of test patterns for defect and noise in VLSI circuits using binary decision diagrams
    Pan Zhongliang
    Chen Yihui
    Chen Ling
    FIFTH INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, 2009, 7133
  • [36] FUNCTIONAL TEST GENERATION FOR DIGITAL CIRCUITS DESCRIBED USING BINARY DECISION DIAGRAMS.
    Abadir, Magdy S.
    Reghbati, Hassan K.
    IEEE Transactions on Computers, 1986, C-35 (04) : 375 - 379
  • [37] FUNCTIONAL TEST-GENERATION FOR DIGITAL CIRCUITS DESCRIBED USING BINARY DECISION DIAGRAMS
    ABADIR, MS
    REGHBATI, HK
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (04) : 375 - 379
  • [38] Compiling CSPs: A Complexity Map of (Non-Deterministic) Multivalued Decision Diagrams
    Amilhastre, Jerome
    Fargier, Helene
    Niveau, Alexandre
    Pralet, Cedric
    2012 IEEE 24TH INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE (ICTAI 2012), VOL 1, 2012, : 1 - 8
  • [39] Automated Parallel Test Forms Assembly using Zero-suppressed Binary Decision Diagrams
    Fuchimoto, Kazuma
    Minato, Shin-Ichi
    Ueno, Maomi
    IEEE ACCESS, 2023, 11 : 112804 - 112813
  • [40] Compiling CSPs: A Complexity Map of (Non-Deterministic) Multivalued Decision Diagrams
    Amilhastre, Jerome
    Fargier, Helene
    Niveau, Alexandre
    Pralet, Cedric
    INTERNATIONAL JOURNAL ON ARTIFICIAL INTELLIGENCE TOOLS, 2014, 23 (04)