A failure analysis framework of ReRAM In-Memory Logic operations

被引:3
|
作者
Brackmann, L. [1 ]
Jafari, A. [2 ]
Bengel, C. [1 ]
Mayahinia, M. [2 ]
Waser, R. [1 ,3 ,4 ]
Wouters, D. [1 ]
Menzel, S. [3 ]
Tahoori, M. [2 ]
机构
[1] Inst Werkstoffe Elektrotech II RWTH Aachen, Aachen, Germany
[2] KIT, Dept Comp Sci, Karlsruhe, Germany
[3] Forschungszentrum Julich, Peter Grunberg Inst PGI 7, Julich, Germany
[4] Forschungszentrum Julich, Peter Grunberg Inst PGI 10, Julich, Germany
关键词
Computation-in-Memory; Memristor-aided Logic (MAGIC); Sconting Logic; Redox-based Random access memory (ReRAM); Variability; DESIGN;
D O I
10.1109/ITCAsia55616.2022.00022
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Computation-in-Memory (CiM) with emerging nonvolatile memories leads to significant performance and energy emclency, whieh Is a promising approaeh to address so-called memorywallofconventional von Neumann architectures. Redoxbased Random. access memory (ReRAM) is an appropriate candidate for the realization of CiM coneepls in CMOS cointegrated crossbar structures. However, ReRAMdevices sufl'er from. inherent variability in fabrication and operation. In this paper, we propose a sta1istical failure probability framework for the reliability evaluation of ReRAM-based CiM. Based on thls, a comprebensive reliability anaIysi is Is performed for logic operations in ReRAM-based Scouting and MAGIC concepts at the crossbar level. Our proposed framework shows that existing logic operation in the crossbar architecture bas a high failnre probability due to the variability and crossbar non-idealities. Hence, a modified crossbar design is proposed to achieve the target reliability requirements.
引用
收藏
页码:67 / 72
页数:6
相关论文
共 50 条
  • [1] Verification of In-Memory Logic Design using ReRAM Crossbars
    Datta, Kamalika
    Deb, Arighna
    Shirinzadeh, Fatemeh
    Kole, Abhoy
    Shirinzadeh, Saeideh
    Drechsler, Rolf
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [2] Technology-Aware Logic Synthesis for ReRAM based In-Memory Computing
    Bhattacharjee, Debjyoti
    Amaru, Luca
    Chattopadhyay, Anupam
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1435 - 1440
  • [3] Reliable ReRAM-based Logic Operations for Computing in Memory
    Moreau, Mathieu
    Muhr, Eloi
    Bocquet, Marc
    Aziza, Hassen
    Portal, Jean-Michel
    Giraud, Bastien
    Noel, Jean-Philippe
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 192 - 195
  • [4] Approximate in-Memory Computing on ReRAM Crossbars
    Ul Hassen, Amad
    Khokhar, Salman Anwar
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 1183 - 1186
  • [5] Combining negative photoconductivity and resistive switching towards in-memory logic operations
    Paramanik, Subham
    Pal, Amlan J.
    NANOSCALE, 2023, 15 (10) : 5001 - 5010
  • [6] In-Memory Processing Paradigm for Bitwise Logic Operations in STT-MRAM
    Kang, Wang
    Wang, Haotian
    Wang, Zhaohao
    Zhang, Youguang
    Zhao, Weisheng
    IEEE TRANSACTIONS ON MAGNETICS, 2017, 53 (11)
  • [7] Photoinduced Reconfigurable Binary-Synaptic Transistor for in-Memory and Logic Operations
    Park, Sang Woo
    Kim, Seonkwon
    Le, Hong Nhung
    Yi, Saechan
    Lee, Sohee
    You, Youngmin
    Lee, Youngbin
    Kim, Juyoung
    Cho, Jeong Ho
    ADVANCED FUNCTIONAL MATERIALS, 2025, 35 (15)
  • [8] In-Memory Logic Operations and Neuromorphic Computing in Non-Volatile Random Access Memory
    Ou, Qiao-Feng
    Xiong, Bang-Shu
    Yu, Lei
    Wen, Jing
    Wang, Lei
    Tong, Yi
    MATERIALS, 2020, 13 (16)
  • [9] SWIPE: Enhancing Robustness of ReRAM Crossbars for In-memory Computing
    Gonugondla, Sujan K.
    Patil, Ameya D.
    Shanbhag, Naresh R.
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [10] ReVAMP : ReRAM based VLIW Architecture for in-Memory comPuting
    Bhattacharjee, Debjyoti
    Devadoss, Rajeswari
    Chattopadhyay, Anupam
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 782 - 787