A failure analysis framework of ReRAM In-Memory Logic operations

被引:3
|
作者
Brackmann, L. [1 ]
Jafari, A. [2 ]
Bengel, C. [1 ]
Mayahinia, M. [2 ]
Waser, R. [1 ,3 ,4 ]
Wouters, D. [1 ]
Menzel, S. [3 ]
Tahoori, M. [2 ]
机构
[1] Inst Werkstoffe Elektrotech II RWTH Aachen, Aachen, Germany
[2] KIT, Dept Comp Sci, Karlsruhe, Germany
[3] Forschungszentrum Julich, Peter Grunberg Inst PGI 7, Julich, Germany
[4] Forschungszentrum Julich, Peter Grunberg Inst PGI 10, Julich, Germany
关键词
Computation-in-Memory; Memristor-aided Logic (MAGIC); Sconting Logic; Redox-based Random access memory (ReRAM); Variability; DESIGN;
D O I
10.1109/ITCAsia55616.2022.00022
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Computation-in-Memory (CiM) with emerging nonvolatile memories leads to significant performance and energy emclency, whieh Is a promising approaeh to address so-called memorywallofconventional von Neumann architectures. Redoxbased Random. access memory (ReRAM) is an appropriate candidate for the realization of CiM coneepls in CMOS cointegrated crossbar structures. However, ReRAMdevices sufl'er from. inherent variability in fabrication and operation. In this paper, we propose a sta1istical failure probability framework for the reliability evaluation of ReRAM-based CiM. Based on thls, a comprebensive reliability anaIysi is Is performed for logic operations in ReRAM-based Scouting and MAGIC concepts at the crossbar level. Our proposed framework shows that existing logic operation in the crossbar architecture bas a high failnre probability due to the variability and crossbar non-idealities. Hence, a modified crossbar design is proposed to achieve the target reliability requirements.
引用
收藏
页码:67 / 72
页数:6
相关论文
共 50 条
  • [31] Delay-Optimal Technology Mapping for In-Memory Computing using ReRAM Devices
    Bhattacharjee, Debjyoti
    Chattopadhyay, Anupam
    2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [32] ReRAM-based Ratioed Combinational Circuit Design: a Solution for in-Memory Computing
    Fernandez, Carlos
    Vourkas, Ioannis
    2020 9TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2020,
  • [33] A 9T-SRAM in-memory computing macro for Boolean logic and multiply-and-accumulate operations
    Dai, Chenghu
    Ren, Zihua
    Guan, Lijun
    Liu, Haitao
    Gao, Mengya
    Lu, Wenjuan
    Pang, Zhiyong
    Peng, Chunyu
    Wu, Xiulong
    MICROELECTRONICS JOURNAL, 2024, 144
  • [34] Reprogrammable logic in memristive crossbar for in-memory computing
    Cheng, Long
    Zhang, Mei-Yun
    Li, Yi
    Zhou, Ya-Xiong
    Wang, Zhuo-Rui
    Hu, Si-Yu
    Long, Shi-Bing
    Liu, Ming
    Miao, Xiang-Shui
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2017, 50 (50)
  • [35] Memristive Combinational and Sequential Logic for In-memory Computing
    Huang, Xiaodi
    Yang, Ling
    Li, Yi
    Miao, Xiangshui
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [36] Automated Equivalence Checking Method for Majority based In-Memory Computing on ReRAM Crossbars
    Deb, Arighna
    Datta, Kamalika
    Hassan, Muhammad
    Shirinzadeh, Saeideh
    Drechsler, Rolf
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 19 - 25
  • [37] RAPIDx: High-Performance ReRAM Processing In-Memory Accelerator for Sequence Alignment
    Xu W.
    Gupta S.
    Moshiri N.
    Rosing T.S.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, 42 (10) : 3275 - 3288
  • [38] ReRAM-Based In-Memory Computing for Search Engine and Neural Network Applications
    Halawani, Yasmin
    Mohammad, Baker
    Abu Lebdeh, Muath
    Al-Qutayri, Mahmoud
    Al-Sarawi, Said E.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (02) : 388 - 397
  • [39] Area-constrained Technology Mapping for In-Memory Computing using ReRAM devices
    Bhattacharjee, Debjyoti
    Easwaran, Arvind
    Chattopadhyay, Anupam
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 69 - 74
  • [40] Analysis and Simulation of Capacitor-Less ReRAM-Based Stochastic Neurons for the in-Memory Spiking Neural Network
    Lin, Jie
    Yuan, Jiann-Shiun
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2018, 12 (05) : 1004 - 1017