MCOMA: A multithreaded COMA architecture

被引:0
|
作者
El Naga, H [1 ]
Gaudiot, JL [1 ]
机构
[1] Calif State Polytech Univ Pomona, Pomona, CA 91768 USA
关键词
D O I
10.1109/ICCD.2001.955083
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a new Cache Only Memory Architecture, MCOMA, whose performance supersedes that of existing COMA architectures. This performance gain is obtained by basing the execution on multithreading principles and the provision of a separate search interconnection network between group directories to optimize the data search. As a result, our proposed architecture benefits from the data locality of COMA as well as the latency tolerance of multithreaded execution. To demonstrate the performance of our proposed model, we developed an execution-driven simulator, on top of the MINT, a MIPS interpreter [7].
引用
收藏
页码:523 / 525
页数:3
相关论文
共 50 条
  • [21] Data and workload distribution in a multithreaded architecture
    Sohn, A
    Sato, M
    Yoo, N
    Gaudiot, JL
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1997, 40 (02) : 256 - 264
  • [22] Compiling C for the EARTH multithreaded architecture
    Laurie J. Hendren
    Xinan Tang
    Yingchun Zhu
    Shereen Ghobrial
    Guang R. Gao
    Xun Xue
    Haiying Cai
    Pierre Ouellet
    [J]. International Journal of Parallel Programming, 1997, 25 : 305 - 338
  • [23] Compiling C for the EARTH multithreaded architecture
    Hendren, LJ
    Tang, XN
    Zhu, YC
    Ghobrial, S
    Gao, GR
    Xue, X
    Cai, HY
    Ouellet, P
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 1997, 25 (04) : 305 - 338
  • [24] Power-Sensitive Multithreaded Architecture
    Seng, John S.
    Tullsen, Dean M.
    Cai, George Z. N.
    [J]. 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 17 - 24
  • [25] Evaluation of OpenMP for the cyclops multithreaded architecture
    Almasi, G
    Ayguadé, E
    Cascaval, C
    Castaños, J
    Labarta, J
    Martínez, F
    Martorell, X
    Moreira, J
    [J]. OPENMP SHARED MEMORY PARALLEL PROGRAMMING, 2003, 2716 : 69 - 83
  • [26] QUEUE-BASED PRIMITIVES FOR A MULTITHREADED ARCHITECTURE
    FAN, XM
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1992, 34 (1-5): : 113 - 116
  • [27] Exploiting the locality of data structures in multithreaded architecture
    Kim, YH
    Kim, SH
    Rhee, DW
    Kim, HH
    Chang, J
    Han, SY
    [J]. 1996 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, 1996, : 352 - 358
  • [28] Compiling for instruction cache performance on a multithreaded architecture
    Kumar, R
    Tullsen, DM
    [J]. 35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 419 - 429
  • [29] Retrospective on "Power-Sensitive Multithreaded Architecture"
    Seng, John S.
    Tullsen, Dean M.
    Cai, George Z. N.
    [J]. 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 15 - 16
  • [30] Multiple context multithreaded superscalar processor architecture
    Loh, KS
    Wong, WF
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (03) : 243 - 258