Evaluation of OpenMP for the cyclops multithreaded architecture

被引:0
|
作者
Almasi, G [1 ]
Ayguadé, E
Cascaval, C
Castaños, J
Labarta, J
Martínez, F
Martorell, X
Moreira, J
机构
[1] UPC, CEPBA, IBM, Res Inst, Barcelona, Spain
[2] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multithreaded architectures have the potential of tolerating large memory and functional unit latencies and increase resource utilization. The Blue Gene/Cyclops architecture, being developed at the IBM T. J. Watson Research Center, is one such systems that offers massive intra-chip parallelism. Although the BG/C architecture was initially designed to execute specific applications, we believe that it can be effectively used on a broad range of parallel numerical applications. Programming such applications for this unconventional design requires a significant porting effort when using the basic built-in mechanisms for thread management and synchronization. In this paper, we describe the implementation of an OpenMP environment for parallelizing applications, currently under development at the CEPBA-IBM Research Institute, targeting BG/C. The environment is evaluated with a set of simple numerical kernels and a subset of the NAS OpenMP benchmarks. We identify issues that were not initially considered in the design of the BG/C architecture to support a programming model such as OpenMP. We also evaluate features currently offered by the BG/C architecture that should be considered in the implementation of an efficient OpenMP layer for massive intra-chip parallel architectures.
引用
收藏
页码:69 / 83
页数:15
相关论文
共 50 条
  • [1] Optimization Techniques and Performance Evaluation of a Multithreaded Multi-core Architecture Using OpenMP
    Babu, M. Rajasekhara
    Krishna, P. Venkata
    Khalid, M.
    [J]. ADVANCES IN COMPUTING AND COMMUNICATIONS, PT I, 2011, 190 : 182 - 191
  • [2] MULTITHREADED PARALLELISM WITH OPENMP
    Rufai, Raimi
    Bozyigit, Muslim
    Alghamdi, Jaralla
    Ahmed, Moataz
    [J]. PARALLEL PROCESSING LETTERS, 2005, 15 (04) : 367 - 378
  • [3] An evaluation of OpenMP on current and emerging multithreaded/multicore processors
    Curtis-Maury, Matthew
    Ding, Xiaoning
    Antonopoulos, Christos D.
    Nikolopoulos, Dimitrios S.
    [J]. OPENMP SHARED MEMORY PARALLEL PROGRAMMING, PROCEEDINGS, 2008, 4315 : 133 - 144
  • [4] Evaluation of a multithreaded architecture for cellular computing
    Cascaval, C
    Castaños, JG
    Ceze, L
    Denneau, M
    Gupta, M
    Lieber, D
    Moreira, JE
    Strauss, K
    Warren, HS
    [J]. EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, : 311 - 321
  • [5] Performance Evaluation of Multithreaded Sparse Matrix-Vector Multiplication using OpenMP
    Liu, Shengfei
    Zhang, Yunquan
    Sun, Xiangzheng
    Qiu, RongRong
    [J]. HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2009, : 659 - +
  • [6] Implementation and evaluation of a thread library for multithreaded architecture
    Sasada, K
    Sato, M
    Kawahara, S
    Kato, N
    Yamato, M
    Nakajo, H
    Namiki, MO
    [J]. PDPTA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-4, 2003, : 609 - 615
  • [7] Synthesis of Interleaved Multithreaded Accelerators from OpenMP Loops
    Sommer, Lukas
    Oppermann, Julian
    Hofmann, Jaco
    Koch, Andreas
    [J]. 2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [8] Multithreaded decoupled architecture
    Dorojevets, MN
    Oklobdzija, VG
    [J]. INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 1995, 7 (03): : 465 - 480
  • [9] Data speculative multithreaded architecture
    Marcuello, P
    Gonzalez, A
    [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 321 - 324
  • [10] Hybrid technology multithreaded architecture
    Gao, G
    Likharev, KK
    Messina, PC
    Sterling, TL
    [J]. FRONTIERS '96 - THE SIXTH SYMPOSIUM ON FRONTIERS OF MASSIVELY PARALLEL COMPUTING, PROCEEDINGS, 1996, : 98 - 105