Evaluation of OpenMP for the cyclops multithreaded architecture

被引:0
|
作者
Almasi, G [1 ]
Ayguadé, E
Cascaval, C
Castaños, J
Labarta, J
Martínez, F
Martorell, X
Moreira, J
机构
[1] UPC, CEPBA, IBM, Res Inst, Barcelona, Spain
[2] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multithreaded architectures have the potential of tolerating large memory and functional unit latencies and increase resource utilization. The Blue Gene/Cyclops architecture, being developed at the IBM T. J. Watson Research Center, is one such systems that offers massive intra-chip parallelism. Although the BG/C architecture was initially designed to execute specific applications, we believe that it can be effectively used on a broad range of parallel numerical applications. Programming such applications for this unconventional design requires a significant porting effort when using the basic built-in mechanisms for thread management and synchronization. In this paper, we describe the implementation of an OpenMP environment for parallelizing applications, currently under development at the CEPBA-IBM Research Institute, targeting BG/C. The environment is evaluated with a set of simple numerical kernels and a subset of the NAS OpenMP benchmarks. We identify issues that were not initially considered in the design of the BG/C architecture to support a programming model such as OpenMP. We also evaluate features currently offered by the BG/C architecture that should be considered in the implementation of an efficient OpenMP layer for massive intra-chip parallel architectures.
引用
收藏
页码:69 / 83
页数:15
相关论文
共 50 条
  • [41] Compiling for instruction cache performance on a multithreaded architecture
    Kumar, R
    Tullsen, DM
    35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 419 - 429
  • [42] Retrospective on "Power-Sensitive Multithreaded Architecture"
    Seng, John S.
    Tullsen, Dean M.
    Cai, George Z. N.
    2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 15 - 16
  • [43] Multiple context multithreaded superscalar processor architecture
    Loh, KS
    Wong, WF
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (03) : 243 - 258
  • [44] Trace-level speculative multithreaded architecture
    Molina, C
    González, A
    Tubella, J
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 402 - 407
  • [45] Incorporating caches into hybrid multithreaded computer architecture
    Hwang, DJ
    Chung, TM
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS - PROCEEDINGS OF THE ISCA 9TH INTERNATIONAL CONFERENCE, VOLS I AND II, 1996, : 74 - 81
  • [46] A MULTITHREADED PROCESSOR ARCHITECTURE WITH SIMULTANEOUS INSTRUCTION ISSUING
    HIRATA, H
    MOCHIZUKI, Y
    NISHIMURA, A
    NAKASE, Y
    NISHIZAWA, T
    SUPERCOMPUTER, 1992, 9 (03): : 23 - 39
  • [47] Tile Percolation: An OpenMP Tile Aware Parallelization Technique for the Cyclops-64 Multicore Processor
    Gan, Ge
    Wang, Xu
    Manzano, Joseph
    Gao, Guang R.
    EURO-PAR 2009: PARALLEL PROCESSING, PROCEEDINGS, 2009, 5704 : 839 - +
  • [48] A runtime system architecture for ubiquitous support of OpenMP
    Philos, Giorgos Ch.
    Dimakopoulos, Vassilios V.
    Hadjidoukas, Panagiotis E.
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, 2008, : 189 - 196
  • [49] Performance evaluation of a multithreaded system
    El Naga, HM
    El Naga, NM
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XVI, PROCEEDINGS: COMPUTER SCIENCE III, 2002, : 333 - 336
  • [50] Performance evaluation of a non-blocking multithreaded architecture for embedded, real-time and DSP applications
    Kavi, KM
    Arul, J
    Giorgi, R
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2001, : 365 - 371