共 50 条
- [41] Compiling for instruction cache performance on a multithreaded architecture 35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 419 - 429
- [42] Retrospective on "Power-Sensitive Multithreaded Architecture" 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 15 - 16
- [44] Trace-level speculative multithreaded architecture ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 402 - 407
- [45] Incorporating caches into hybrid multithreaded computer architecture PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS - PROCEEDINGS OF THE ISCA 9TH INTERNATIONAL CONFERENCE, VOLS I AND II, 1996, : 74 - 81
- [46] A MULTITHREADED PROCESSOR ARCHITECTURE WITH SIMULTANEOUS INSTRUCTION ISSUING SUPERCOMPUTER, 1992, 9 (03): : 23 - 39
- [47] Tile Percolation: An OpenMP Tile Aware Parallelization Technique for the Cyclops-64 Multicore Processor EURO-PAR 2009: PARALLEL PROCESSING, PROCEEDINGS, 2009, 5704 : 839 - +
- [48] A runtime system architecture for ubiquitous support of OpenMP PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, 2008, : 189 - 196
- [49] Performance evaluation of a multithreaded system 6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XVI, PROCEEDINGS: COMPUTER SCIENCE III, 2002, : 333 - 336
- [50] Performance evaluation of a non-blocking multithreaded architecture for embedded, real-time and DSP applications PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2001, : 365 - 371