A Novel Low Power 3 Transistor based Universal Gate for VLSI Applications

被引：0

作者：

Priya, M. Geetha ^{[1
]}

Baskaran, K. ^{[2
]}

机构：

[1] Amrita Vishwa Vidyapeetham, Coimbatore, Tamil Nadu, India

[2] Govt Coll Technol, Coimbatore, Tamil Nadu, India

来源：

JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH | 2013年 / 72卷 / 04期

关键词：

low power; CMOS; pass-transistor; NAND; delay; flash memory; LOGIC; CIRCUITS; DESIGN;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

NAND and NOR gates are the two universal logic gates and any other logic gates can be built using them. This paper presents a novel three transistors (3T) based NAND gate with exact output logic levels, yet maintaining comparable performance than the other available NAND gate logic structures. The new logic is characterized by superior speed and low power which can be easily fabricated for Very Large Scale Integration (VLSI) designs. The simulation tests were performed by employing standard 90nm CMOS process technology.

引用

页码：217 / 221

页数：5

共 50 条

[31] Gate stress reliability of a novel trench-based Triple Gate Transistor
Gay, R.
Marca, V. Della
Aziza, H.
Laine, P.
Regnier, A.
Niel, S.
Marzaki, A.
Microelectronics Reliability, 2021, 126
[32] Performance Improvement of Dopingless Transistor for Low Power Applications
Raushan, Mohd Adil
Bashir, Md Yasir
Alam, Naushad
Siddiqui, Mohd Jawaid
SILICON, 2022, 14 (13) : 8009 - 8020
[33] Junctionless Composite Transistor for Ultra Low Power Applications
Kumar, Anand
Parihar, Mukta Singh
Kranti, Abhinav
2014 IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2014,
[34] Performance Improvement of Dopingless Transistor for Low Power Applications
Mohd Adil Raushan
MD. Yasir Bashir
Naushad Alam
Mohd Jawaid Siddiqui
Silicon, 2022, 14 : 8009 - 8020
[35] Process Simulation of Junctionless Transistor for low power Applications
Sharma, Altrin V. J.
Nirmal, D.
Pravin, Charles J.
2016 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2016, : 47 - 49
[36] A novel Power System in Package with 3D chip on chip interconnections of the power transistor and its gate driver
Timothe, Simonot
Nicolas, Rouger
Jean-Christophe, Crebier
Victor, Gaude
Pheng, Irene
2011 IEEE 23RD INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2011, : 328 - 331
[37] Low-power VLSI techniques for applications in embedded computing
Athas, W
IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 14 - 22
[38] VLSI CMOS TECHNOLOGY FOR LOW-POWER SENSOR APPLICATIONS
SMAYLING, MC
SOLID STATE IONICS, 1989, 34 (1-2) : 121 - 125
[39] A Power Efficient Digitally Programmable Delay Element for Low Power VLSI Applications
Kobenge, Sekedi Bomeh
Yang, Huazhong
2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 83 - 87
[40] Stepped gate polysilicon thin film transistor for large area power applications
Aschenbeck, J
Chen, Y
Clough, F
Xu, YZ
Narayanan, EMS
Milne, WL
FLAT-PANEL DISPLAY MATERIALS-1998, 1998, 508 : 25 - 30

← 1 2 3 4 5 →