A Digital Phase-Locked Loop (DPLL) Controller For Resonant Converters With LLC Topology

被引:1
|
作者
Rahmani, Elham [1 ]
Abdollahi, Seyed Reza [2 ]
Abdollahi, Seyed Ehsan [1 ]
Filizadeh, Shaahin [3 ]
机构
[1] Babol Noshirvani Univ Technol, ECE Dept, Babol, Iran
[2] Univ Sci & Technol Mazandaran, ECE Dept, Behshahr, Iran
[3] Univ Manitoba, ECE Dept, Winnipeg, MB, Canada
关键词
Phase Locked Loop; LLC Resonant Converter; zero voltage switching; class D inverter;
D O I
10.1109/pedstc49159.2020.9088413
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
In order to transfer maximum power to a DC load, employment of a suitable compact converter that not only could operate at high frequencies but also exhibit minimum switching losses is necessary. Resonant convertors are proposed for this purpose. To maintain system operation at maximum efficiency at variable loads a simple and reliable control method is required which continuously tracks the circuit variable resonant frequency. In this paper a Digital Phase-Locked Loop (DPLL) circuit is designed and deployed in order to adjust a12 V DC output and 300 watts, LLC Resonant Converter operation frequency. The complete system performance is evaluated based on simulation. Simulation result shows that by using DPLL control method, the phase difference between resonant tank current signal and class D inverter output voltage signal becomes constant and switching frequency always follows resonant frequency which will guarantee minimum power loss.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Intelligent phase-locked loop for digital network synchronization
    Zhang, Qingnan
    Zhao, Xin
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 1991, 25 (05): : 91 - 98
  • [32] A New Approach on Design of a Digital Phase-Locked Loop
    Ahn, Choon Ki
    Shi, Peng
    You, Sung Hyun
    IEEE SIGNAL PROCESSING LETTERS, 2016, 23 (05) : 600 - 604
  • [33] Modeling and Simulation of Digital Phase-Locked Loop in Simulink
    Parkaban, N.
    Robens, M.
    Grewing, C.
    Christ, V.
    Liebau, D.
    Muralidharan, P.
    Nielinger, D.
    Yegin, U.
    Zambanini, A.
    van Waasen, S.
    15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, : 121 - 124
  • [34] Fractional-order digital phase-locked loop
    El-Khazali, Reyad
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 963 - 966
  • [35] MULTILOOP HYBRID DIGITAL PHASE-LOCKED LOOP.
    Majumdar, T.
    Bhattacharya, A.K.
    Ray, S.K.
    Biswas, B.N.
    1600, (28):
  • [36] WIDEBAND ALL-DIGITAL PHASE-LOCKED LOOP
    YAMAMOTO, H
    MORI, S
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (03): : 27 - 34
  • [37] NEW INTEGRATED CIRCUIT DIGITAL PHASE-LOCKED LOOP
    LEE, WH
    HARRINGTON, EV
    COX, DB
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1975, 11 (04) : 682 - 682
  • [38] A Digital Phase-locked Loop Based on MAP in PLC
    Wu, Zhilan
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 76 - 79
  • [39] A Digital Phase-locked Loop Based on MAP in PLC
    Lu Saijun
    Li Qianshu
    Mao Taiping
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV, 2007, : 786 - +
  • [40] A wide-band digital phase-locked loop
    Ambarish, Shilpa
    Wagdy, Mahmoud Fawzy
    THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 597 - +