user

VLSI Digital Signal Processing: Some arithmetic issues

被引：0
|
作者：
Jullien, GA [1 ]
机构：
[1] UNIV WINDSOR, VLSI, RES GRP, WINDSOR, ON N9B 3P4, CANADA
来源：
ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS VI | 1996年 / 2846卷
关键词：
VLSI; Digital Signal Processing; computer arithmetic; number systems; pipelined circuits;
D O I：
10.1117/12.255423
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
引用
收藏
页码：2 / 13
页数：12
相关论文
共 50 条
  • [41] VLSI architecture for datapath integration of arithmetic over GF(2(m)) on digital signal processors
    Drescher, W
    Bachmann, K
    Fettweis, G
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 631 - 634
  • [42] Parallel imaging: Some signal processing issues and solutions
    Liang, ZP
    Ying, L
    Xu, D
    Yuan, L
    2004 2ND IEEE INTERNATIONAL SYMPOSIUM ON BIOMEDICAL IMAGING: MACRO TO NANO, VOLS 1 AND 2, 2004, : 1204 - 1207
  • [43] JOINT SPECIAL ISSUE ON VLSI ANALOG AND DIGITAL SIGNAL-PROCESSING - FOREWORD
    LAKER, KR
    SEDRA, AS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (01) : 3 - 5
  • [44] Special issue on VLSI design methodologies for Digital Signal Processing systems - Introduction
    Bayoumi, MA
    JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 11 (1-2): : 5 - 6
  • [45] VLSI architecture JDF the reconfigurable computing engine for digital signal processing applications
    Chen, LF
    Lai, YK
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 937 - 940
  • [46] Analytical Observation of the Quantization Error in basic Arithmetic Operations of digital Signal Processing
    Schlecker, W.
    Beuschel, C.
    Pfleiderer, H-J
    ADVANCES IN RADIO SCIENCE, 2005, 3 : 343 - 347
  • [47] On the Selection of Arithmetic Unit Structure in Voltage Overscaled Soft Digital Signal Processing
    Liu, Yang
    Zhang, Tong
    ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 250 - 255
  • [48] A novel dynamically programmable arithmetic array (DPAA) processor for digital signal processing
    Tan, BK
    Yoshimura, R
    Matsuoka, T
    Taniguchi, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (03) : 741 - 747
  • [49] DIGITAL SIGNAL-PROCESSING USING LOW-SPEED ARITHMETIC UNIT
    KUNO, AJ
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (02): : 72 - 77
  • [50] VLSI IMPLEMENTATION OF DIGITAL CHANNELIZER USING DISTRIBUTED ARITHMETIC
    QI, R
    COAKLEY, FP
    ELECTRONICS LETTERS, 1992, 28 (11) : 973 - 974
12345