On the Selection of Arithmetic Unit Structure in Voltage Overscaled Soft Digital Signal Processing

被引：0

作者：

Liu, Yang ^{[1
]}

Zhang, Tong ^{[1
]}

机构：

[1] Rensselaer Polytech Inst, Dept Elect Comp & Syst Engn, Troy, NY 12180 USA

来源：

ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN | 2007年

关键词：

voltage overscaling; signal processing; low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A soft digital signal processing (DSP) design paradigm has been recently proposed to reduce the energy consumption of DSP systems through voltage overscaling. This paper shows that the selection of arithmetic unit structure can be an important and non-trivial issue in soft DSP system design. We present an optimal formulation and propose sub-optimal low-complexity approximations for selecting the appropriate arithmetic unit structure in voltage overscaled signal processing systems. We further present a case study on choosing the appropriate MAC (multiply-accumulate) structure in voltage overscaled FIR (finite impulse response) filter.

引用

页码：250 / 255

页数：6

共 50 条

[1] Computation Error Analysis in Digital Signal Processing Systems With Overscaled Supply Voltage
Liu, Yang
Zhang, Tong
Parhi, Keshab K.
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (04) : 517 - 526
[2] Analysis of Voltage Overscaled Computer Arithmetics in Low Power Signal Processing Systems
Liu, Yang
Zhang, Tong
Parhi, Keshab K.
[J]. 2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 2093 - +
[3] DIGITAL SIGNAL-PROCESSING USING LOW-SPEED ARITHMETIC UNIT
KUNO, AJ
[J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (02): : 72 - 77
[4] SELECTION OF OPTIMAL STRUCTURE OF ARITHMETIC UNIT AND OPERATING MEMORY OF A DIGITAL COMPUTER
LYSIKOV, VT
SEMENKOV, OI
[J]. ENGINEERING CYBERNETICS, 1968, (02): : 117 - &
[5] Soft digital signal processing
Hegde, R
Shanbhag, NR
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (06) : 813 - 823
[6] Biased logarithmic arithmetic in digital signal processing
Vainio, Olli
[J]. NORCHIP 2005, PROCEEDINGS, 2005, : 16 - 19
[7] VLSI Digital Signal Processing: Some arithmetic issues
Jullien, GA
[J]. ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS VI, 1996, 2846 : 2 - 13
[8] Iterative, soft signal processing for digital communications
Kavcic, A
Moura, JMF
Bhagavatula, V
[J]. IEEE SIGNAL PROCESSING MAGAZINE, 2004, 21 (01) : 26 - +
[9] Digital signal processing with digit-serial RNS arithmetic
Jenkins, WK
Liu, R
[J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 537 - 540
[10] Multi polynomial channel residue arithmetic for digital signal processing
Abdallah, M
Skavantzos, A
[J]. INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 10TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 1997, : 301 - 307

← 1 2 3 4 5 →