VLSI Digital Signal Processing: Some arithmetic issues

被引：0
|
作者：
Jullien, GA [1 ]
机构：
[1] UNIV WINDSOR, VLSI, RES GRP, WINDSOR, ON N9B 3P4, CANADA
来源：
ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS VI | 1996年 / 2846卷
关键词：
VLSI; Digital Signal Processing; computer arithmetic; number systems; pipelined circuits;
D O I：
10.1117/12.255423
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
引用
下载
收藏
页码：2 / 13
页数：12
相关论文
共 50 条
  • [1] Arithmetic for VLSI signal processing
    Swartzlander, Earl E., Jr.
    2006 Fortieth Asilomar Conference on Signals, Systems and Computers, Vols 1-5, 2006, : 899 - 906
  • [2] SOME COMPLEXITY ISSUES IN DIGITAL SIGNAL-PROCESSING
    CAPPELLO, PR
    STEIGLITZ, K
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1984, 32 (05): : 1037 - 1041
  • [3] Lightweight arithmetic units for VLSI digital signal processors
    Ou, SH
    Lin, TJ
    Lin, HY
    Chao, CM
    Liu, CW
    Jen, CW
    2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 333 - 336
  • [4] ADVANCED VLSI IN DIGITAL SIGNAL-PROCESSING
    ROHR, P
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1980, 180 (AUG): : 2 - COMP
  • [5] VLSI distributed digital signal processing network
    McConnell, R.A.
    Yu, C.C.
    Wu, Y.S.
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
  • [6] Quantization of VLSI digital signal processing systems
    Gabriel Caffarena
    Olivier Sentieys
    Daniel Menard
    Juan A. López
    David Novo
    EURASIP Journal on Advances in Signal Processing, 2012
  • [7] Quantization of VLSI digital signal processing systems
    Caffarena, Gabriel
    Sentieys, Olivier
    Menard, Daniel
    Lopez, Juan A.
    Novo, David
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2012,
  • [8] Biased logarithmic arithmetic in digital signal processing
    Vainio, Olli
    NORCHIP 2005, PROCEEDINGS, 2005, : 16 - 19
  • [9] COUNTER-BASED RESIDUE ARITHMETIC CIRCUIT FOR EASILY TESTABLE VLSI DIGITAL SIGNAL-PROCESSING SYSTEMS
    TOMABECHI, N
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 362 - 365
  • [10] ARCHITECTURES FOR VLSI CIRCUITS IN DIGITAL SIGNAL-PROCESSING
    LACROIX, A
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 225 - 227
12345