Design of New Cascaded Multilevel Inverter Topology

被引：0
|
作者：
Sathyam [1 ]
Ramesh, H. R. [1 ]
机构：
[1] Univ Visvesvaraya Coll Engn, Dept Elect Engn, Bangalore, Karnataka, India
来源：
2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT) | 2019年
关键词：
Multilevel Inverter (MLI); Cascaded H-Bridge (CHB); Total Harmonic Distortion (THD);
D O I：
10.1109/i2ct45611.2019.9033719
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Multilevel Inverter (MLI) has gained a lot of interest in academia and industry as an alternative for high power and medium voltage applications. This paper does the comparison between 19-level symmetrical and proposed asymmetrical MLI. The proposed topology uses unequal DC voltage sources. The proposed inverter topology is investigated for various parameters such as number of switches used and THD which produces maximum output voltage steps. With the help of MATLAB/Simulink environment, the realization of proposed 19level asymmetric topology is confirmed.
引用
收藏
页数：6
相关论文
共 50 条
  • [21] A NEW TOPOLOGY FOR MULTILEVEL INVERTER
    Sharma, Vivek Kumar
    Anand, Varun
    Gupta, Gaurav
    Vaish, Vishakha
    PROCEEDINGS OF THE 2015 10TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, 2015, : 1110 - 1115
  • [22] New Hybrid Cascaded Multilevel Inverter
    Gayathri, M. Nandhini
    Ganimozhi, T.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2013, 26 (11): : 1377 - 1384
  • [23] A zigzag cascaded multilevel inverter topology with self voltage balancing
    Zhang, Fan
    Yang, Shuitao
    Peng, Fang Z.
    Qian, Zhaoming
    APEC 2008: TWENTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-4, 2008, : 1632 - 1635
  • [24] New Cascaded Multilevel Inverter Topology With Reduced Variety of Magnitudes of dc Voltage Sources
    Bahravar, Sepideh
    Babaei, Ebrahim
    Hosseini, Seyed Hossein
    2012 IEEE 5TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE 2012), 2012,
  • [25] Performance Analysis of Cascaded Multilevel Inverter with Reduced Switched Topology
    Garapati, Durga Prasad
    Jegathesan, V
    Nalli, Praveen Kumar
    Bhukya, Ramu
    Bharathi, Bommina Sravani Vijaya
    Duvvuri, S. S. S. R. Sarathbabu
    2018 IEEE 8TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2018,
  • [26] A Direct-Connected Hybrid Cascaded Multilevel Inverter Topology
    Noman, Abdullah M.
    Alolah, Abdulrahman, I
    Al-Shamma'a, Abdullrahman A.
    Alkuhayli, Abdulaziz A.
    IECON 2020: THE 46TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2020, : 1154 - 1159
  • [27] New Grid-tied Cascaded Multilevel Inverter Topology with Reduced Number of Switches
    Sajedi, Shahab
    Basu, Malabika
    Farrell, Michael
    2017 52ND INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE (UPEC), 2017,
  • [28] Design of new asymmetrical cascaded multilevel inverter with reduced number of switches
    Bharathi C.R.
    European Journal of Electrical Engineering, 2019, 21 (06) : 547 - 552
  • [29] A new topology for cascaded H-bridge multilevel inverter with PI and Fuzzy control
    Kannan, C.
    Mohanty, Nalin Kant
    Selvarasu, R.
    FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ), 2017, 117 : 917 - 926
  • [30] An improved topology of cascaded multilevel inverter with low switch count
    Das B.
    Patra M.
    Chatterjee D.
    Bhattacharya A.
    International Journal of Power Electronics, 2020, 12 (01) : 1 - 29
12345