共 50 条
- [3] Optimal Design of a New Cascaded Multilevel Inverter Topology With Reduced Switch Count [J]. IEEE ACCESS, 2019, 7 : 24498 - 24510
- [6] A novel cascaded multilevel inverter topology [J]. IECON 2004 - 30TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOL. 1, 2004, : 796 - 799
- [9] New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources [J]. 2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 97 - 101
- [10] A New Cascaded Multilevel Inverter Topology with Minimum Number of Conducting Switches [J]. 2014 IEEE INNOVATIVE SMART GRID TECHNOLOGIES - ASIA (ISGT ASIA), 2014, : 164 - 169