Viterbi Accelerator for Embedded Processor Datapaths

被引：0

作者：

Azhar, Muhammad Waqar ^{[1
]}

Sjalander, Magnus ^{[1
]}

Ali, Hasan ^{[1
]}

Vijayashekar, Akshay ^{[1
]}

Tung Thanh Hoang ^{[1
]}

Ansari, Kashan Khurshid ^{[1
]}

Larsson-Edefors, Per ^{[1
]}

机构：

[1] Chalmers Univ Technol, VLSI Res Grp, Dept Comp Sci & Engn, S-41296 Gothenburg, Sweden

来源：

2012 IEEE 23RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP) | 2012年

关键词：

DECODER; IMPLEMENTATION; FLEXIBILITY; POWER;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present a novel architecture for a lightweight Viterbi accelerator that can be tightly integrated inside an embedded processor datapath. We investigate the accelerator's impact on processor performance by using the EEMBC Viterbi benchmark and the in-house Viterbi Branch Metric kernel. Our evaluation based on the EEMBC benchmark shows that an accelerated 65-nm 2.7-ns processor datapath is 20% larger but 90% more cycle efficient than a datapath lacking the Viterbi accelerator, leading to an 87% overall energy reduction and a data throughput of 3.52 Mbit/s.

引用

页码：133 / 140

页数：8

共 50 条

[21] A Project of Compiler for a Processor with Programmable Accelerator
Steinberg, Boris Ya.
Bugliy, Anton P.
Dubrov, Denis V.
Mikhailuts, Yury V.
Steinberg, Oleg B.
Steinberg, Roman B.
5TH INTERNATIONAL YOUNG SCIENTIST CONFERENCE ON COMPUTATIONAL SCIENCE, YSC 2016, 2016, 101 : 435 - 438
[22] CAPI: A Coherent Accelerator Processor Interface
Stuecheli, J.
Blaner, B.
Johns, C. R.
Siegel, M. S.
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
[23] HIGH-RATE VITERBI PROCESSOR - A SYSTOLIC ARRAY SOLUTION
FETTWEIS, G
MEYR, H
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1990, 8 (08) : 1520 - 1534
[24] Micro-coded datapaths: Populating the space between finite state machine and processor
Kulkarni, Chidamber
Brebner, Gordon
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 295 - 300
[25] Extending RISC-V Processor Datapaths with Multi-Grain Reconfigurable Overlays
Vazquez, Daniel
Rodriguez, Alfonso
Otero, Andres
de la Torre, Eduardo
PROCEEDINGS OF THE 37TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2022), 2022, : 137 - 142
[26] Customizable embedded processor architectures
Petrov, P
Orailoglu, A
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 468 - 475
[27] The ManArray™ embedded processor architecture
Pechanek, GG
Vassiliadis, S
PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 348 - 355
[28] Architecture Exploration for Energy-Efficient Embedded Vision Applications: From General Purpose Processor to Domain Specific Accelerator
Malik, Maria
Farahmand, Farnoud
Otto, Paul
Akhlaghi, Nima
Mohsenin, Tinoosh
Sikdar, Siddhartha
Homayoun, Houman
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 559 - 564
[29] Architectural Integration of RSA Accelerator into MIPS Processor
Lu, Shiting
Zhang, Suiyu
Zhang, Yulong
Han, Jun
Zeng, Xiaoyang
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 948 - 951
[30] A Processor Accelerator for Software Decoding of BCH Codes
Ito, Kazuhito
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (07) : 1329 - 1337

← 1 2 3 4 5 →