A Model for Application Slowdown Estimation in On-Chip Networks and Its Use for Improving System Fairness and Performance

被引:0
|
作者
Xiang, Xiyue [1 ]
Ghose, Saugata [2 ]
Mutlu, Onur [2 ]
Tzeng, Nian-Feng [1 ,3 ]
机构
[1] Univ Louisiana Lafayette, Lafayette, LA 70504 USA
[2] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA
[3] Swiss Fed Inst Technol, Zurich, Switzerland
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In a network-on-chip (NoC) based system, the NoC is a shared resource among multiple processor cores. Network requests generated by different applications running on different cores can interfere with each other, leading to a slowdown in performance of each application. The degree of slowdown introduced by this interference varies for each application, as it depends on (1) the sensitivity of the application to NoC performance, and (2) network traffic induced by other applications running concurrently on the system. In modern systems, NoC interference is largely uncontrolled, and therefore some applications unfairly slow down much more than others. This can lead to overall system performance degradation, prevent fair progress of different applications, and cause starvation of unfairly-treated applications. Our goal is to accurately model the slowdown of each application executing on the system due to NoC interference at runtime, and to use this information to improve system performance and reduce unfairness. To this end, we propose the NoC Application Slowdown (NAS) Model, the first online model that accurately estimates how much network delays due to interference contribute to the overall stall time of each application. The key idea of NAS is to determine how the delays induced at each level of network data transmission overlap with each other, and to use the overlap information to calculate the net impact of the delays on application stall time. Our model determines the application slowdowns at runtime with a very low error rate, averaging 4.2% over 90 multiprogrammed workloads for an 8x8 mesh network. We use NAS to develop Fairness-Aware Source Throttling (FAST), a mechanism that employs slowdown predictions to control the network injection rates of applications in a way that minimizes system unfairness. Our results over a variety of multiprogrammed workloads show that FAST improves average system fairness and performance by 9.5% and 5.2%, respectively.
引用
收藏
页码:456 / 463
页数:8
相关论文
共 50 条
  • [1] Improving Dependability and Performance of Fully Asynchronous On-chip Networks
    Imai, Masashi
    Yoneda, Tomohiro
    17TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2011), 2011, : 65 - 76
  • [2] ATAC: Improving Performance and Programmability with On-Chip Optical Networks
    Psota, James
    Miller, Jason
    Kurian, George
    Hoffman, Henry
    Beckmann, Nathan
    Eastep, Jonathan
    Agarwal, Anant
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3325 - 3328
  • [3] AN AREA MODEL FOR ON-CHIP MEMORIES AND ITS APPLICATION
    MULDER, JM
    QUACH, NT
    FLYNN, MJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (02) : 98 - 106
  • [4] Selective Fault-Masking for Improving Yield and Performance of On-Chip Networks
    Bhowmik, Biswajit
    Deka, Jatindra Kumar
    Biswas, Santosh
    2021 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2021, : 3336 - 3341
  • [5] A Performance Model of Multicast Communication in Wormhole-Routed Networks on-Chip
    Moadeli, Mahmoud
    Vanderbauwhede, Wim
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2665 - 2672
  • [6] Improving Hamiltonian-based Routing Methods for On-chip Networks: A Turn Model Approach
    Bahrebar, Poona
    Stroobandt, Dirk
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [7] A cost and performance analytical model for large-scale on-chip interconnection networks
    1600, Institute of Electrical and Electronics Engineers Inc., United States
  • [8] Device Modeling and System Simulation of Nanophotonic on-Chip Networks for Reliability, Power and Performance
    Li, Zheng
    Mohamed, Moustafa
    Chen, Xi
    Mickelson, Alan
    Shang, Li
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 735 - 740
  • [9] A Cost and Performance Analytical Model for Large-scale On-chip Interconnection Networks
    Kurihara, Takanori
    Li, Yamin
    2016 FOURTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2016, : 447 - 450
  • [10] A Performance Model for GPU Architectures that Considers On-Chip Resources: Application to Medical Image Registration
    Wu, Junhao
    Yang, Xuan
    Zhang, Zhengrui
    Chen, Guoliang
    Mao, Rui
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (09) : 1947 - 1961