A Model for Application Slowdown Estimation in On-Chip Networks and Its Use for Improving System Fairness and Performance

被引:0
|
作者
Xiang, Xiyue [1 ]
Ghose, Saugata [2 ]
Mutlu, Onur [2 ]
Tzeng, Nian-Feng [1 ,3 ]
机构
[1] Univ Louisiana Lafayette, Lafayette, LA 70504 USA
[2] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA
[3] Swiss Fed Inst Technol, Zurich, Switzerland
来源
PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD) | 2016年
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In a network-on-chip (NoC) based system, the NoC is a shared resource among multiple processor cores. Network requests generated by different applications running on different cores can interfere with each other, leading to a slowdown in performance of each application. The degree of slowdown introduced by this interference varies for each application, as it depends on (1) the sensitivity of the application to NoC performance, and (2) network traffic induced by other applications running concurrently on the system. In modern systems, NoC interference is largely uncontrolled, and therefore some applications unfairly slow down much more than others. This can lead to overall system performance degradation, prevent fair progress of different applications, and cause starvation of unfairly-treated applications. Our goal is to accurately model the slowdown of each application executing on the system due to NoC interference at runtime, and to use this information to improve system performance and reduce unfairness. To this end, we propose the NoC Application Slowdown (NAS) Model, the first online model that accurately estimates how much network delays due to interference contribute to the overall stall time of each application. The key idea of NAS is to determine how the delays induced at each level of network data transmission overlap with each other, and to use the overlap information to calculate the net impact of the delays on application stall time. Our model determines the application slowdowns at runtime with a very low error rate, averaging 4.2% over 90 multiprogrammed workloads for an 8x8 mesh network. We use NAS to develop Fairness-Aware Source Throttling (FAST), a mechanism that employs slowdown predictions to control the network injection rates of applications in a way that minimizes system unfairness. Our results over a variety of multiprogrammed workloads show that FAST improves average system fairness and performance by 9.5% and 5.2%, respectively.
引用
收藏
页码:456 / 463
页数:8
相关论文
共 50 条
  • [21] DEVELOPMENT OF A SMART TIRE SYSTEM AND ITS USE IN IMPROVING THE PERFORMANCE OF A COLLISION MITIGATION BRAKING SYSTEM
    Singh, Kanwar Bharat
    Arat, Mustafa Ali
    Taheri, Saied
    INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION - 2012, VOL 11, 2013, : 77 - 87
  • [22] Novel Model of Security Region of Metering Networks and Its Application in Meters' Status Estimation
    Zhou Feng
    Cheng Yingying
    Zhou Huayong
    Xiao Ji
    PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND MANAGEMENT INNOVATION, 2015, 28 : 42 - 46
  • [23] High-Performance 3D On-Chip Air-Gap Spiral Inductor and Its Application to Filter Design
    Hettak, K.
    Ross, T.
    Elgaid, K.
    Thayne, I. G.
    Wight, J.
    Morin, G. A.
    ASIA-PACIFIC MICROWAVE CONFERENCE 2011, 2011, : 1070 - 1073
  • [24] PERFORMANCE ANALYSIS OF A POLLING SYSTEM WITH SINGLE BUFFERS AND ITS APPLICATION TO INTERCONNECTED NETWORKS
    TAKINE, T
    TAKAHASHI, Y
    HASEGAWA, T
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (06) : 802 - 812
  • [25] A Noise Estimation Algorithm based on Modified System Model and its Application on Backtracking
    Xiao, Xuan
    Guo, Xiang
    Wang, Meiling
    Liu, Tong
    Shang, Songtian
    2018 IEEE/ION POSITION, LOCATION AND NAVIGATION SYMPOSIUM (PLANS), 2018, : 1547 - 1553
  • [26] A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs
    Kapadia, Nishit
    Pasricha, Sudeep
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 3 - 16
  • [27] A simple model of PV system performance and its use in fault detection
    Firth, S. K.
    Lomas, K. J.
    Rees, S. J.
    SOLAR ENERGY, 2010, 84 (04) : 624 - 635
  • [28] PERFORMANCE ANALYSIS OF A POLLING SYSTEM WITH SINGLE BUFFERS AND ITS APPLICATION TO INTERCONNECTED NETWORKS.
    Takine, Tetsuya
    Takahashi, Yutaka
    Hasegawa, Toshiharu
    IEEE Journal on Selected Areas in Communications, 1986, SAC-4 (06) : 802 - 812
  • [29] Performance of a PIV system for a combusting flow and its application to a spray combustor model
    Kiuchi, M
    Fujisawa, N
    Tomimatsu, S
    JOURNAL OF VISUALIZATION, 2005, 8 (03) : 269 - 276
  • [30] Performance of a PIV system for a combusting flow and its application to a spray combustor model
    M. Kiuchi
    N. Fujisawa
    S. Tomimatsu
    Journal of Visualization, 2005, 8 : 269 - 276