Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches

被引:0
|
作者
Gruss, Daniel [1 ]
Spreitzer, Raphael [1 ]
Mangard, Stefan [1 ]
机构
[1] Graz Univ Technol, Graz, Austria
基金
欧盟地平线“2020”;
关键词
TIMING-ATTACK; IMPLEMENTATION;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recent work on cache attacks has shown that CPU caches represent a powerful source of information leakage. However, existing attacks require manual identification of vulnerabilities, i.e., data accesses or instruction execution depending on secret information. In this paper, we present Cache Template Attacks. This generic attack technique allows us to profile and exploit cache based information leakage of any program automatically, without prior knowledge of specific software versions or even specific system information. Cache Template Attacks can be executed online on a remote system without any prior offline computations or measurements. Cache Template Attacks consist of two phases. In the profiling phase, we determine dependencies between the processing of secret information, e.g., specific key inputs or private keys of cryptographic primitives, and specific cache accesses. In the exploitation phase, we derive the secret values based on observed cache accesses. We illustrate the power of the presented approach in several attacks, but also in a useful application for developers. Among the presented attacks is the application of Cache Template Attacks to infer keystrokes and even more severe the identification of specific keys on Linux and Windows user interfaces. More specifically, for lower-case only passwords, we can reduce the entropy per character from log(2)(26) = 4.7 to 1.4 bits on Linux systems. Furthermore, we perform an automated attack on the T-table-based AES implementation of OpenSSL that is as efficient as state-of-the-art manual cache attacks.
引用
收藏
页码:897 / 912
页数:16
相关论文
共 50 条
  • [41] ReD: A reuse detector for content selection in exclusive shared last-level caches
    Diaz, Javier
    Monreal, Teresa
    Ibanez, Pablo
    Llaberia, Jose M.
    Vinals, Victor
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2019, 125 (106-120) : 106 - 120
  • [42] Applying SVM to data bypass prediction in multi core last-level caches
    Sritriratanarak, Warisa
    Ekpanyapong, Mongkol
    Chongstitvatana, Prabhas
    IEICE ELECTRONICS EXPRESS, 2015, 12 (22):
  • [43] Power Gating with Block Migration in Chip-Multiprocessor Last-Level Caches
    Kadjo, David
    Kim, Hyungjun
    Gratz, Paul
    Hu, Jiang
    Ayoub, Raid
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 93 - 99
  • [44] Adaptive Caches as a Defense Mechanism Against Cache Side-Channel Attacks
    Bandara, Sahan
    Kinsy, Michel A.
    PROCEEDINGS OF THE 3RD ACM WORKSHOP ON ATTACKS AND SOLUTIONS IN HARDWARE SECURITY WORKSHOP (ASHES '19), 2019, : 55 - 64
  • [45] Adaptive caches as a defense mechanism against cache side-channel attacks
    Sahan Bandara
    Michel A. Kinsy
    Journal of Cryptographic Engineering, 2021, 11 : 239 - 255
  • [46] Adaptive caches as a defense mechanism against cache side-channel attacks
    Bandara, Sahan
    Kinsy, Michel A.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2021, 11 (03) : 239 - 255
  • [47] Preventing STT-RAM Last-Level Caches from Port Obstruction
    Wang, Jue
    Dong, Xiangyu
    Xie, Yuan
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2014, 11 (03) : 3 - 21
  • [48] Leeway: Addressing Variability in Dead-Block Prediction for Last-Level Caches
    Faldu, Priyank
    Grot, Boris
    2017 26TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2017, : 180 - 193
  • [49] Block Value based Insertion Policy for High Performance Last-level Caches
    Li, Lingda
    Lu, Junlin
    Cheng, Xu
    PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), 2014, : 63 - 72
  • [50] Introducing Hierarchy-awareness in Replacement and Bypass Algorithms for Last-level Caches
    Chaudhuri, Mainak
    Gaur, Jayesh
    Bashyam, Nithiyanandan
    Subramoney, Sreenivas
    Nuzman, Joseph
    PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 293 - 304