Effects of Work-function Variation on Analog Figures-of-merits of Inversion-mode and Junctionless Nanowire Transistors

被引:0
|
作者
Kim, Jiwon [1 ]
Oh, Hyeongwan [1 ]
Kim, Jungsik [2 ]
Lee, Jeong-Soo [1 ]
机构
[1] POSTECH, Dept Elect Engn, Pohang, South Korea
[2] POSTECH, Div IT Convergence Engn, Pohang, South Korea
基金
新加坡国家研究基金会;
关键词
CMOS TECHNOLOGY; RANDOM DOPANT; DENSITY; FINFETS; DEVICE; DESIGN;
D O I
暂无
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
We investigate the analog figures-of-merits (FOMs) of inversion-mode and junctionless nanowire transistors regarding to the gate metal work-function variation using 3D TCAD simulations. The junctionless device shows more immunity to work-function variation on analog FOMs compared to the inversion-mode counterpart. The correlation between parameters affects the immunity of variation on analog FOMs. Compared to the inversion-mode devices, the overall variation in JL devices are less with weak correlation between transconductance and the gate capacitance resulting in similar cut-off frequency characteristics.
引用
收藏
页码:944 / 946
页数:3
相关论文
共 11 条
  • [1] Effects of Work-function Variation on Performance of Junctionless and Inversion-mode Dual-metal Gate Nanowire Transistors
    Dai, Liang
    Lu, Weifeng
    Lin, Mi
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (04) : 349 - 356
  • [2] Impact of work-function variation on analog figures-of-merits for high-k/ metal-gate junctionless FinFET and gate-all-around nanowire MOSFET
    Lu, Wei-Feng
    Dai, Liang
    [J]. MICROELECTRONICS JOURNAL, 2019, 84 : 54 - 58
  • [3] Junctionless versus inversion-mode latera semiconductor nanowire transistors
    Veloso, A.
    Matagne, P.
    Simoen, E.
    Kaczer, B.
    Eneman, G.
    Mertens, H.
    Yakimets, D.
    Parvais, B.
    Mocuta, D.
    [J]. JOURNAL OF PHYSICS-CONDENSED MATTER, 2018, 30 (38)
  • [4] Analog Figure-of-Merits Comparison of Gate Workfunction Variability and Random Discrete Dopant Between Inversion-Mode and Junctionless Nanowire FETs
    Kim, Jiwon
    Oh, Hyeongwan
    Jin, Bo
    Baek, Rock-Hyun
    Lee, Jeong-Soo
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2018, 18 (09) : 6598 - 6601
  • [5] Extraction of Series Resistance on Junctionless and Inversion-mode nanowire FET through the Method based on Y-function
    Park, Chan-Hoon
    Ko, Myung-Dong
    Kim, Ki-Hyun
    Hong, Jae-Ho
    Baek, Rock-Hyun
    Yoon, Jun-Sik
    Lee, Jeong-Soo
    Jeong, Yoon-Ha
    [J]. 2013 71ST ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2013, : 225 - +
  • [6] Junctionless Versus Inversion-Mode Gate-All-Around Nanowire Transistors From a Low-Frequency Noise Perspective
    Simoen, Eddy
    Veloso, Anabela
    Matagne, Philippe
    Collaert, Nadine
    Claeys, Cor
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (04) : 1487 - 1492
  • [7] Investigation and comparison of analog figures-of-merit for TFET and FinFET considering work-function variation
    Lee, Ko-Chun
    Fan, Ming-Long
    Su, Pin
    [J]. MICROELECTRONICS RELIABILITY, 2015, 55 (02) : 332 - 336
  • [8] Work-Function Variation Effects of Tunneling Field-Effect Transistors (TFETs)
    Choi, Kyoung Min
    Choi, Woo Young
    [J]. IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) : 942 - 944
  • [9] Comparison of short-channel effects in monolayer MoS2 based junctionless and inversion-mode field-effect transistors
    Agarwal, Tarun
    Soree, Bart
    Radu, Iuliana
    Raghavan, Praveen
    Fiori, Gianluca
    Iannaccone, Giuseppe
    Thean, Aaron
    Heyns, Marc
    Dehaene, Wim
    [J]. APPLIED PHYSICS LETTERS, 2016, 108 (02)
  • [10] Performance Comparison Between Inversion Mode and Junctionless Cylindrical Gate All Around Si Nanowire MOSFET Using Dual Metal Gate Work Function Engineering for Upcoming Sub 5 nm Technology Node
    Vibhor Sanjay
    Anil Kumar
    [J]. Silicon, 2024, 16 : 989 - 1003