FPGA Implementation of Hybrid Han-Carlson Adder

被引：0

作者：

Gedam, Swapna ^{[1
]}

Zode, Pravin ^{[1
]}

Zode, Pradnya ^{[1
]}

机构：

[1] YC Coll Engn, Dept Elect Engn, Nagpur 441110, Maharashtra, India

来源：

2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2014年

关键词：

Parallel Prefix Adders; Han-Carlson adder; Hybrid Han-Carlson Adder; prefix computation;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper a modified parallel prefix adder, Hybrid Han-Carlson adder is proposed which uses different stages of Brent-Kung and Kogge-Stone adders. Binary addition is one of the primitive and most commonly used application in computer arithmetic. Parallel prefix adders offer a highly efficient solution to the binary addition problem and are well suited for FPGA implementation. Carry propagation in binary addition can be efficiently expressed as a prefix computation. Modified Hybrid Han-Carlson adder reduces the complexity, area and power consumption significantly.

引用

页数：4

共 50 条

[21] Implementation of Efficient Portable Low Delay Adder Using FPGA
Barakat, Mohamed
Saad, Waleed
Shokair, Mona
Elkordy, Mohamed
2016 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM 2016), 2016, : 237 - 240
[22] Design and Implementation of a Power and Speed Efficient Carry Select Adder on FPGA
Chawla, Simarpreet Singh
Aggarwal, Swapnil
Goel, Nidhi
Bhatia, Mantek Singh
PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 571 - 576
[23] Efficient FPGA implementation of multiplier-adder - Quotient-remainder approach
Kobayashi, F
Tsujino, T
Saitoh, H
CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 227 - 230
[24] Exploring Temperature, Power, and Hardware Utilization in Half Adder Implementation on FPGA Platforms
Singh, Gurdeep
Kaur, Amanpreet
2ND INTERNATIONAL CONFERENCE ON SUSTAINABLE COMPUTING AND SMART SYSTEMS, ICSCSS 2024, 2024, : 211 - 215
[25] FPGA Based Implementation of a Double Precision IEEE Floating-Point Adder
Ghosh, Somsubhra
Bhattacharyya, Prarthana
Dutta, Arka
7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 271 - 275
[26] Hybrid Implementation of Extended Kalman Filter on an FPGA
Pritsker, Dan
2015 IEEE INTERNATIONAL RADAR CONFERENCE (RADARCON), 2015, : 77 - 82
[27] An FPGA implementation of a fully verified double precision IEEE floating-point adder
Kikkeri, Nikhil
Seidel, Peter-Michael
2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 83 - 88
[28] Structure and Software Model of a Parallel-Vertical Multi-Input Adder for FPGA Implementation
Tsmots, Ivan
Skorokhoda, Oleksa
Rabyk, Vasyl
2016 XITH INTERNATIONAL SCIENTIFIC AND TECHNICAL CONFERENCE COMPUTER SCIENCES AND INFORMATION TECHNOLOGIES (CSIT), 2016, : 158 - 160
[29] FPGA implementation of XOR-MUX full adder based DWT for signal processing applications
Radhakrishnan, P.
Themozhi, G.
MICROPROCESSORS AND MICROSYSTEMS, 2020, 73
[30] Hybrid MCM implementation for FIR filters in FPGA devices
Howard, Charles D.
DeBrunner, Linda S.
DeBrunner, Victor
CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 1422 - 1425

← 1 2 3 4 5 →