Testability Design Based on Relevance of Circuit Nodes and Fault Diagnosis

被引：0
|
作者：
Chen, Liying [1 ]
Zhai, Guofu [1 ]
Ye, Xuerong [1 ]
Zhang, Kaixin [1 ]
Zhao, Wei [2 ]
机构：
[1] Harbin Inst Technol, Sch Elect Engn & Automat, Harbin, Heilongjiang, Peoples R China
[2] State Grid Jibei Elect Power Co Ltd, Maintence Branch, Beijing, Peoples R China
来源：
2017 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-HARBIN) | 2017年
基金：
中国国家自然科学基金;
关键词：
board-level circuits; testability design; selection of test points; fault diagnosis; ANALOG; SELECTION;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
As an important part of electronic products and systems, the fault prediction and health management of board-level circuits has attracted wide attention and the testability design is the basis of the related studies. In this paper, a new method of testability design based on the correlation of circuit nodes is proposed and used to realize the selection of test points in a high-voltage power supply. First of all, all nodes in the circuit are grouped based on correlation analysis, and then calculate the distance between the fault class according to the existing fault data to select the test points of the circuit. Finally, extract the fault features of the selected test points and diagnose the fault. The results verifies the effectiveness of the proposed method in this paper.
引用
收藏
页码：1159 / 1163
页数：5
相关论文
共 50 条
  • [31] TESTABILITY GUIDELINES AID CIRCUIT DESIGN.
    DeSena, Art
    Electronic Systems Technology and Design/Computer Design's, 1988, 27 (02): : 106 - 107
  • [32] Neural network-based analog fault diagnosis using testability analysis
    Barbara Cannas
    Alessandra Fanni
    Stefano Manetti
    Augusto Montisci
    Maria Cristina Piccirilli
    Neural Computing & Applications, 2004, 13 : 288 - 298
  • [33] Are our design for testability features fault secure?
    Metra, C
    Mak, TM
    Omaña, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 714 - 715
  • [34] Design of an Experimental System for Digital Circuit Fault Diagnosis Based on Support Vector Machine
    Duan Xiusheng
    Shan Ganlin
    Zhang Qilong
    PROCEEDINGS OF THE 2009 WRI GLOBAL CONGRESS ON INTELLIGENT SYSTEMS, VOL III, 2009, : 529 - 533
  • [35] Neural network-based analog fault diagnosis using testability analysis
    Cannas, B
    Fanni, A
    Manetti, S
    Montisci, A
    Piccirilli, MC
    NEURAL COMPUTING & APPLICATIONS, 2004, 13 (04): : 288 - 298
  • [36] Multiple Stuck-at Fault Testability of a Combinational Circuit Derived by Covering ROBDD Nodes by Invert-And-Or Sub-circuits
    Matrosova, A.
    Mitrofanov, E.
    Shah, T.
    PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
  • [37] Relevance vector machine based bearing fault diagnosis
    Lei, Liang-Yu
    Zhang, Qing
    PROCEEDINGS OF 2006 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, 2006, : 3492 - +
  • [38] Research on fault diagnosis process based on fault dictionary of the digital circuit
    Su, Wei
    Liu, Ying
    Fan, Tongshun
    Luo, Liming
    Proceedings of the 2nd International Conference on Reliability of Electrical Products and Electrical Contacts, 2007, : 405 - 409
  • [39] Application of Fault Dictionary Diagnosis Methods in the Testability Field
    Shi, Junyou
    An, Weiran
    Qiao, Li
    PROCEEDINGS OF 2014 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-2014 HUNAN), 2014, : 218 - 222
  • [40] Design and Implementation of Fault Diagnosis Expert System for Missile Circuit
    Qiu Sihai
    Chen Zengqiang
    Liu Zhongxin
    PROCEEDINGS OF THE 10TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION (WCICA 2012), 2012, : 2977 - 2982
12345