Biochemical sensing of charged polyelectrolytes with a novel CMOS floating-gate device architecture

被引:0
|
作者
Chen, Baozhen [1 ]
Tao, Chengwu [1 ]
William, Sumarlin [1 ]
Pandey, Santosh [1 ]
机构
[1] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Novel CMOS device is proposed as a biochemical sensor. We modified the basic architecture of an extended floating-gate field-effect transistor (FET) to be suited for VLSI applications. The FET has a floating-gate that is umbrella-shaped (UGFET), maximizing its charge sensing area in a much reduced transistor area. Compared to previous extended floating-gate structures, the UGFET shows improved scalability and sensitivity. 3-D device simulations validate the UGFET model. The design is fabricated in a standard CMOS process and characterized. Experimental results are presented employing transconductance and subthreshold measurement schemes which confirm its high sensitivity and workability.
引用
收藏
页码:300 / 303
页数:4
相关论文
共 50 条
  • [1] Folded Floating-Gate CMOS Biosensor for the Detection of Charged Biochemical Molecules
    Chen, Baozhen
    Parashar, Archana
    Pandey, Santosh
    [J]. IEEE SENSORS JOURNAL, 2011, 11 (11) : 2906 - 2910
  • [2] A Novel Double Floating-Gate Unified Memory Device
    Di Spigna, Neil
    Schinke, Daniel
    Jayanti, Srikant
    Misra, Veena
    Franzon, Paul
    [J]. 2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 53 - 58
  • [3] Floating-gate CMOS ternary latch
    De La Cruz Blas, C. A.
    Green, M. M.
    [J]. ELECTRONICS LETTERS, 2010, 46 (18) : 1260 - U37
  • [4] Programmable Floating-Gate CMOS resistors
    Özalevli, E
    Hasler, P
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2168 - 2171
  • [5] The chemoreceptive neuron MOS transistors (CvMOS): A novel floating-gate device for molecular and chemical sensing
    Shen, NY
    Liu, Z
    Minch, BA
    Kan, EC
    [J]. BOSTON TRANSDUCERS'03: DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2003, : 69 - 72
  • [6] Cryogenic characterization and modeling of a CMOS floating-gate device for quantum control hardware
    Castriotta, Michele
    Prati, Enrico
    Ferrari, Giorgio
    [J]. SOLID-STATE ELECTRONICS, 2022, 189
  • [7] Programmable floating-gate techniques for CMOS inverters
    [J]. Degnan, B. P. (degs@ece.gatech.edu), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
  • [8] A CMOS floating-gate matrix transform imager
    Bandyopadhyay, A
    Hasler, P
    Anderson, D
    [J]. IEEE SENSORS JOURNAL, 2005, 5 (03) : 455 - 462
  • [9] Programmable floating-gate techniques for CMOS inverters
    Degnan, BP
    Wunderlich, RB
    Hasler, P
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2441 - 2444
  • [10] Floating-gate technology for digital CMOS processes
    Minch, Bradley A.
    Hasler, Paul
    [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2