Cryogenic characterization and modeling of a CMOS floating-gate device for quantum control hardware

被引:5
|
作者
Castriotta, Michele [1 ]
Prati, Enrico [2 ]
Ferrari, Giorgio [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, I-20133 Milan, Italy
[2] CNR, Ist Foton & Nanotecnol, Milan, Italy
关键词
Floating-gate; Cryogenic electronics; CMOS analog memory; Quantum computer;
D O I
10.1016/j.sse.2021.108190
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We perform the characterization and modeling of a floating-gate device realized with a commercial 350-nm CMOS technology at cryogenic temperature. The programmability of the device offers a solution in the realization of a precise and flexible cryogenic system for qubits control in large-scale quantum computers. The device stores onto a floating-gate node a non-volatile charge, which can be bidirectionally modified by Fowler-Nordheim tunneling and impact-ionized hot-electron injection. These two injection mechanisms are characterized and modelled in compact equations both at 300 K and 15 K. At cryogenic temperature, we show a fine-tuning of the stored charge compatible with the operation of a precise analog memory. Moreover, we developed accurate simulation models of the proposed floating-gate device that set the stage for designing a programmable analog circuit with better performances and accuracy at a few Kelvin. This work offers a solution in the design of configurable analog electronics to be employed for accurately read out the qubit state at deep-cryogenic temperature.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Cryogenic Floating-Gate CMOS Circuits for Quantum Control
    Hasler J.
    Dick N.
    Das K.
    Degnan B.
    Moini A.
    Reilly D.
    [J]. IEEE Transactions on Quantum Engineering, 2021, 2
  • [2] Floating-gate CMOS ternary latch
    De La Cruz Blas, C. A.
    Green, M. M.
    [J]. ELECTRONICS LETTERS, 2010, 46 (18) : 1260 - U37
  • [3] Programmable Floating-Gate CMOS resistors
    Özalevli, E
    Hasler, P
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2168 - 2171
  • [4] Programmable floating-gate techniques for CMOS inverters
    [J]. Degnan, B. P. (degs@ece.gatech.edu), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
  • [5] Biochemical sensing of charged polyelectrolytes with a novel CMOS floating-gate device architecture
    Chen, Baozhen
    Tao, Chengwu
    William, Sumarlin
    Pandey, Santosh
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2008, : 300 - 303
  • [6] A CMOS floating-gate matrix transform imager
    Bandyopadhyay, A
    Hasler, P
    Anderson, D
    [J]. IEEE SENSORS JOURNAL, 2005, 5 (03) : 455 - 462
  • [7] Programmable floating-gate techniques for CMOS inverters
    Degnan, BP
    Wunderlich, RB
    Hasler, P
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2441 - 2444
  • [8] Floating-gate technology for digital CMOS processes
    Minch, Bradley A.
    Hasler, Paul
    [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
  • [9] A floating-gate technology for digital CMOS processes
    Minch, BA
    Hasler, P
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 400 - 403
  • [10] Device simulations in coupled floating-gate memories
    Tanamoto, T
    Ohba, R
    Yasuda, S
    Abe, K
    Fujita, S
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (08): : 6349 - 6353