Design and Modeling of Monolithic Integrated Millimeterwave Chip-Package Antennas and Wireless Communication Links

被引：0
|
作者：
Russer, J. [1 ]
Mukhtar, F. [1 ]
Wane, S. [2 ]
Bajon, D. [3 ]
Russer, P. [1 ]
机构：
[1] Univ Munich, Inst Nanoelect, D-80539 Munich, Germany
[2] NXP Semiconductors, Caen, France
[3] Univ Toulouse, ISAE, Toulouse, France
来源：
2012 IEEE ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP) | 2012年
关键词：
Integrated millimeterwave antennas; Generalized Foster equivalent circuit; Compact model generation;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The design of a silicon monolithic integrated antenna for millimeterwave sensing and on-chip communication applications is presented. To enable an efficient co-design with monolithic integrated mixed-signal circuits on the system-on-chip level, a compact lumped element circuit model for an on-chip communication link is extracted from measurement data of the on-chip communication link. The circuit model is of generalized Foster type and accounts also for the losses. Design, measurement and modeling results are presented.
引用
收藏
页码：211 / +
页数：2
相关论文
共 50 条
  • [1] Wireless communication in a flip-chip package using integrated antennas on silicon substrates
    Branch, J
    Guo, X
    Gao, L
    Sugavanam, A
    Lin, JJ
    O, KK
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (02) : 115 - 117
  • [2] Monolithic Integrated Antennas and Nanoantennas for Wireless Sensors and for Wireless Intrachip and Interchip Communication
    Russer, Peter
    Fichtner, Nikolaus
    Lugli, Paolo
    Porod, Wolfgang
    Yordanov, Hristomir
    40TH EUROPEAN MICROWAVE CONFERENCE, 2010, : 703 - 706
  • [3] Chip-package co-design for high-speed transmitter in serial links application
    Shen, MG
    Liu, J
    Zheng, LR
    Tenhunen, H
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 217 - 220
  • [4] Electrical modeling and simulation challenges in chip-package codesign
    Cangellaris, AC
    IEEE MICRO, 1998, 18 (04) : 50 - 59
  • [5] Adaptive chip-package thermal analysis for synthesis and design
    Yang, Yonghong
    Gu, Zhenyu
    Zhu, Changyun
    Shang, Li
    Dick, Robert P.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 842 - +
  • [6] New Simulation Procedure for Accurate Package Modeling Considering Chip-Package Interaction
    Seler, E.
    Wojnowski, M.
    Weigel, R.
    Hagelauer, A.
    2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2013, : 43 - 46
  • [7] Design and performance of integrated antennas for wireless intra chip interconnections
    Benech, Philippe
    Ndagijimana, Fabien
    Triantafyllou, Anna
    Farcy, Alexis
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 833 - +
  • [8] Chip-package co-design of a 4.7 GHz VCO
    Donnay, S
    Vaesen, K
    Pieters, P
    Diels, W
    Wambacq, P
    de Raedt, W
    Beyne, E
    Engels, M
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 145 - 148
  • [9] System Aware Floorplanning for Chip-Package Co-design
    Pan, Tse-Han
    Franzon, Paul D.
    Srinivas, Vaishnav
    Nagarajan, Mahalingam
    Popovic, Darko
    2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
  • [10] Modeling and parameter extraction methods of bond-wires for chip-package co-design
    Jing, Weiping
    Sun, Ling
    Sun, Haiyan
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 173 - +
12345