A V-band Low-phase-noise Low-jitter Sub-harmonically Injection-locked QVCO with High Quadrature Accuracy in 90-nm CMOS Process

被引：0

作者：

Chan, Chun-Ching ^{[1
]}

Yeh, Han-Nong ^{[1
]}

Huang, Gun-Lin ^{[1
]}

Chang, Hong-Yeh ^{[1
]}

机构：

[1] Natl Cent Univ, Dept Elect Engn, Taoyuan 32001, Taiwan

来源：

2017 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS) | 2017年

关键词：

CMOS; low jitter; low phase noise; millimeter; -; wave; MMIC; RFIC; quadrature modulation; voltage-controlled oscillator; FREQUENCY TRIPLER; COUPLED TECHNIQUE; DESIGN; VCO;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A V-band CMOS sub-harmonically injection-locked quadrature voltage-controlled oscillator (SILQVCO) is presented using 90-nm CMOS process in this paper. A transformer coupled topology is employed in the SILQVCO to enhance locking range and operation frequency. The measured free-running oscillation frequency is from 56.6 to 59 GHz with a tuning range of 2.4 GHz. With one-third sub-harmonic injection, the SILQVCO features an overall locking range of 3.5 GHz, a phase noise of -126.8 dBc/Hz at 1-MHz offset, and a RMS jitter of 54 fs. The measured quadrature phase error and amplitude error are 0.32 degrees and 0.26 dB, respectively. As compared with the prior art, this work has the best finger of merits in the millimeter-wave band.

引用

页码：1355 / 1358

页数：4

共 29 条

[1] A Low-Jitter Low-Phase-Noise 10-GHz Sub-Harmonically Injection-Locked PLL With Self-Aligned DLL in 65-nm CMOS Technology
Chang, Hong-Yeh
Yeh, Yen-Liang
Liu, Yu-Cheng
Li, Meng-Han
Chen, Kevin
[J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (03) : 543 - 555
[2] A K-band CMOS Low-Phase-Noise Sub-harmonically Injection-Locked QVCO with Divider-less Frequency-tracking Loop
Yang, Han-Sen
Shen, Ian Yi-En
Chang, Hong-Yeh
[J]. 2019 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2019, : 377 - 380
[3] Design and Analysis of CMOS Low-Phase-Noise Low Quadrature Error V-Band Subharmonically Injection-Locked Quadrature FLL
Chang, Hong-Yeh
Chan, Chun-Ching
Li, Shen-Ming
Yeh, Han-Nong
Shen, Ian Yi-En
Huang, Gun-Lin
[J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2018, 66 (06) : 2851 - 2866
[4] An 100-to-110 GHz Low-dc-power Sub-harmonically Injection-Locked Quadrature Oscillator using Stacked Boosting Technique in 90-nm CMOS Process
Chen, Wei-Cheng
Yeh, Han-Nong
Chang, Hong-Yeh
[J]. 2019 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2019, : 381 - 384
[5] A 90 nm CMOS Low Phase Noise Sub-harmonically Injection-locked Voltage-controlled Oscillator with FLL Self-alignment Technique
Yeh, Yen-Liang
Huang, Shu-Yan
Shen, Yi-En
Chang, Hong-Yeh
[J]. 2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
[6] Design and Analysis of CMOS Low-Phase-Noise Low-Jitter Subharmonically Injection-Locked VCO With FLL Self-Alignment Technique
Chang, Hong-Yeh
Chan, Chun-Ching
Shen, Ian Yi-En
Yeh, Yen-Liang
Huang, Shu-Yan
[J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2016, 64 (12) : 4632 - 4645
[7] A 2.4-GHz 500-μW 370-fsrms Integrated Jitter Sub-Sampling Sub-Harmonically Injection-Locked PLL in 90-nm CMOS
Lin, Chun-Yu
Hung, Yu-Ting
Lin, Tsung-Hsien
[J]. 2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 91 - 94
[8] A 1.8-GHz injection-locked quadrature CMOS VCO with low phase noise and high phase accuracy
Mazzanti, A
Svelto, F
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (03) : 554 - 560
[9] V-band low phase noise QVCO in 90nm CMOS technology using a gate-connected tank
Banin, R.
Degani, O.
Socher, E.
[J]. ELECTRONICS LETTERS, 2012, 48 (17) : 1046 - 1047
[10] A Low-Phase-Noise Self-Aligned Sub-Harmonically Injection-Locked PLL Using Aperture Phase Detector-Based DLL Windowing Technique
Kumar, Saurabh
Singh, Yatendra Kumar
[J]. IEEE ACCESS, 2023, 11 : 6641 - 6655

← 1 2 3 →