Positive Bias Temperature Instability Degradation of Buried InGaAs Channel n-MOSFETs with InGaP barrier layer and Al2O3 Dielectric

被引:0
|
作者
Wang, S. K. [1 ,2 ]
Chang, H. [1 ,2 ]
Sun, B. [1 ,2 ]
Gong, Z. [1 ,2 ]
Liu, H. -G. [1 ,2 ]
Ma, L. [3 ]
Li, H. [3 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Devices & Integrated Technol, Beijing, Peoples R China
[2] Chinese Acad Sci, Inst Microelect, High Frequency High Voltage Device & Integrated C, Beijing, Peoples R China
[3] Guilin Univ Elect Technol, Guangxi Expt Ctr Informat Sci, Guilin, Peoples R China
来源
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年
关键词
Interface; PBTI; nMOSFET; Traps; InGaAs;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
PBTI stress induced interface trap density in buried InGaAs channel n-MOSFETs with InGaP barrier layer and Al2O3 dielectric is investigated. DC Id-Vg measurements show both degradations of positive AVg and sub-threshold swing (S) in the sub-threshold region, also show degradation of positive AVg in the on-current region. The Id-Vg degradation is mainly contributed by generation of acceptor-like near interface traps under stress.
引用
收藏
页数:2
相关论文
共 50 条
  • [31] Scaling and carrier transport behavior of buried-channel In0.7Ga0.3As MOSFETs with Al2O3 insulator
    Kim, Taewoo
    Kim, Dae-Hyun
    SOLID-STATE ELECTRONICS, 2015, 111 : 218 - 222
  • [32] Barrier tuning of atomic layer deposited Ta2O5 and Al2O3 in double dielectric diodes
    Noureddine, Ibrahim Nemr
    Sedghi, Naser
    Mitrovic, Ivona Z.
    Hall, Steve
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2017, 35 (01):
  • [33] In-situ As2 decapping and atomic layer deposition of Al2O3 on n-InGaAs(100)
    Ahn, Jaesoo
    Shin, Byungha
    McIntyre, Paul C.
    GRAPHENE, GE/III-V, NANOWIRES, AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS 4, 2012, 45 (04): : 183 - 188
  • [34] Improvement in the negative bias illumination temperature stress instability of In-Ga-Zn-O thin film transistors using an Al2O3 buffer layer
    Kim, Jeong Hwan
    Kim, Un Ki
    Chung, Yoon Jang
    Hwang, Cheol Seong
    PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS, 2011, 5 (5-6): : 178 - 180
  • [35] Junction and Device Characteristics of Gate-Last Ge p- and n-MOSFETs With ALD-Al2O3 Gate Dielectric
    Cheng, Chao-Ching
    Chien, Chao-Hsin
    Luo, Guang-Li
    Lin, Ching-Lun
    Chen, Hung-Sen
    Liu, Jun-Cheng
    Kei, Chi-Chung
    Hsiao, Chien-Nan
    Chang, Chun-Yen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (08) : 1681 - 1689
  • [36] Enhanced interface properties of diamond MOSFETs with Al2O3 gate dielectric deposited via ALD at a high temperature
    付裕
    徐锐敏
    郁鑫鑫
    周建军
    孔月婵
    陈堂胜
    延波n
    李言荣
    马正强
    徐跃杭
    ChinesePhysicsB, 2021, 30 (05) : 685 - 690
  • [37] Enhanced interface properties of diamond MOSFETs with Al2O3 gate dielectric deposited via ALD at a high temperature*
    Fu, Yu
    Xu, Rui-Min
    Yu, Xin-Xin
    Zhou, Jian-Jun
    Kong, Yue-Chan
    Chen, Tang-Sheng
    Yan, Bo
    Li, Yan-Rong
    Ma, Zheng-Qiang
    Xu, Yue-Hang
    CHINESE PHYSICS B, 2021, 30 (05)
  • [38] Inversion-type InP MOSFETs with EOT of 21 Å using atomic layer deposited Al2O3 gate dielectric
    Zhao, Han
    Shahrjerdi, Davood
    Zhu, Feng
    Kim, Hyoung-Sub
    Ok, Injo
    Zhang, Manhong
    Yum, Jung Hwan
    Banerjee, Sanjay K.
    Lee, Jack C.
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2008, 11 (08) : H233 - H235
  • [39] Frequency and Voltage-Dependent Dielectric Properties and AC Electrical Conductivity of (Au/Ti)/Al2O3/n-GaAs with Thin Al2O3 Interfacial Layer at Room Temperature
    Guclu, C. S.
    Ozdemir, A. F.
    Kokce, A.
    Altindal, S.
    ACTA PHYSICA POLONICA A, 2016, 130 (01) : 325 - 330
  • [40] Sub-10-nm Extremely Thin Body InGaAs-on-Insulator MOSFETs on Si Wafers With Ultrathin Al2O3 Buried Oxide Layers
    Yokoyama, Masafumi
    Iida, Ryo
    Kim, Sanghyeon
    Taoka, Noriyuki
    Urabe, Yuji
    Takagi, Hideki
    Yasuda, Tetsuji
    Yamada, Hisashi
    Fukuhara, Noboru
    Hata, Masahiko
    Sugiyama, Masakazu
    Nakano, Yoshiaki
    Takenaka, Mitsuru
    Takagi, Shinichi
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (09) : 1218 - 1220