Hamming network circuits based on CMOS/memristor hybrid design

被引：10
|
作者：
Zhu, Xuan [1 ,2 ]
Yang, Xuejun [1 ,2 ]
Wu, Chunqing [2 ]
Wu, Junjie [1 ,2 ]
Yi, Xun [1 ,2 ]
机构：
[1] Natl Univ Def Technol, State Key Lab High Performance Comp, Changsha, Hunan, Peoples R China
[2] Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China
来源：
IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 12期
关键词：
hamming network; memristor; nanocrossbar; neural networks; MEMRISTOR DEVICE;
D O I：
10.1587/elex.10.20130404
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Memristor, as an innovative technology, has been proposed in the application of neural networks since its physical implementation was reported by HP lab. In this paper, we proposed a Hamming network circuits based on CMOS/memristor hybrid design which is compact in device size and circuit structure. Through HSPICE simulation, pattern recognition and classification functions of hamming network circuits are demonstrated using a 16 x 16 nanocrossbar memory.
引用
收藏
页数：9
相关论文
共 50 条
  • [41] A Memristor-Based In-Memory Computing Network for Hamming Code Error Correction
    Sun, Xinhao
    Zhang, Teng
    Cheng, Caidie
    Yan, Xiaoqin
    Cai, Yimao
    Yang, Yuchao
    Huang, Ru
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (07) : 1080 - 1083
  • [42] A Novel CMOS-Memristor Based Inverter Circuit Design
    Abdoli, Behrooz
    Amirsoleimani, Amirali
    Shamsi, Jafar
    Mohammadi, Karim
    Ahmadi, Arash
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 371 - 376
  • [43] Testability design of memristive digital circuits based on Knowm memristor
    Lin, Mi
    Luo, Wenyao
    Han, Qi
    Li, Luping
    MICROELECTRONICS RELIABILITY, 2023, 146
  • [44] Design Exploration of Hybrid CMOS and Memristor Circuit by New Modified Nodal Analysis
    Fei, Wei
    Yu, Hao
    Zhang, Wei
    Yeo, Kiat Seng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (06) : 1012 - 1025
  • [45] Towards an automated design flow for memristor based VLSI circuits
    Xie, Lei
    Cai, Hao
    Wang, Chao
    Yang, Jun
    INTEGRATION-THE VLSI JOURNAL, 2020, 70 : 21 - 31
  • [46] On the Design and Analysis of Reliable RRAM-CMOS Hybrid Circuits
    Garcia-Redondo, Fernando
    Lopez-Vallejo, Marisa
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (03) : 514 - 522
  • [47] Design of CMOS-memristor hybrid synapse and its application for noise-tolerant memristive spiking neural network
    Lim, Jae Gwang
    Lee, Sang Min
    Park, Sung-jae
    Kwak, Joon Young
    Jeong, Yeonjoo
    Kim, Jaewook
    Lee, Suyoun
    Park, Jongkil
    Hwang, Gyu Weon
    Lee, Kyeong-Seok
    Park, Seongsik
    Ju, Byeong-Kwon
    Jang, Hyun Jae
    Park, Jong Keuk
    Kim, Inho
    FRONTIERS IN NEUROSCIENCE, 2025, 19
  • [48] A hybrid CMOS-memristor based adaptable Bidirectional Associative Memory neural network for pattern recognition applications
    Archita, S. Shekinah
    Ravi, V
    PHYSICA SCRIPTA, 2025, 100 (03)
  • [49] DESIGN OF CMOS CIRCUITS
    RADHAKRISHNAN, D
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (01): : 83 - 90
  • [50] A Hybrid CMOS-Memristor Neuromorphic Synapse
    Azghadi, Mostafa Rahimi
    Linares-Barranco, Bernabe
    Abbott, Derek
    Leong, Philip H. W.
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2017, 11 (02) : 434 - 445
12345