Fast FPGA-based pipelined digit-serial/parallel multipliers

被引：0

作者：

Valls, J ^{[1
]}

Sansaloni, T ^{[1
]}

Peiró, MM ^{[1
]}

Boemo, E ^{[1
]}

机构：

[1] Univ Politecn Valencia, Dept Ingn Elect, E-46071 Valencia, Spain

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper fast pipelined digit-serial/parallel multipliers are proposed. The conventional digit-serial/parallel multipliers and their pipelined versions are presented. Every structure has been implemented on FPGA and the results are given. These results have been analysed and it is detected that the pipelined ones do not have the throughput improvement expected because of a logic depth increment. As a consequence, a new structure based on the fast serial/parallel multiplier proposed in [1] has been developed. The new multipliers designed achieve better performance than the previous ones: their throughput is higher than it in the pipelined serial/parallel multipliers with nearly the same cost in area.

引用

页码：482 / 485

页数：4

共 50 条

[31] RADIX DIGIT-SERIAL PIPELINED DIVIDER SQUARE-ROOT ARCHITECTURE
BASHAGHA, AE
IBRAHIM, MK
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (06): : 375 - 380
[32] Bit-level pipelinable general and fixed coefficient digit-serial/parallel multipliers based on shift-accumulation
Gustafsson, O
Wanhammar, L
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 493 - 496
[33] Fast FPGA-based Serial Receiver Design
Urban, Ondrej
Georgiev, Vjaceslav
Zich, Jan
2021 29TH TELECOMMUNICATIONS FORUM (TELFOR), 2021,
[34] Fast elliptic curve cryptographic processor architecture based on three parallel Gf(2k) bit level pipelined digit serial multipliers
Gutub, AAA
ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 72 - 75
[35] A new pipelined digit serial-parallel multiplier
Nibouche, O
Bouridane, A
Nibouche, M
Crookes, D
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 12 - 15
[36] FAST SERIAL-PARALLEL MULTIPLIERS
BUCCI, M
DIPORTO, A
LECTURE NOTES IN COMPUTER SCIENCE, 1989, 357 : 111 - 121
[37] Systematic design of high-speed and low-power digit-serial multipliers
Univ of Minnesota, Minneapolis, United States
IEEE Trans Circuits Syst II Analog Digital Signal Process, 12 (1585-1596):
[38] Efficient digit-serial normal basis multipliers over GF(2M)
Reyhani-Masoleh, A
Hasan, MA
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 781 - 784
[39] Systematic design of high-speed and low-power digit-serial multipliers
Chang, YN
Satyanarayana, JH
Parhi, KK
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1998, 45 (12) : 1585 - 1596
[40] ASIC Implementation and Power Analysis of Digit-Serial Polynomial Basis Multipliers in GF (2233) for Different Digit Sizes
Namin, S-hashemi
Muscedere, R.
Ahmadi, M.
INTERNATIONAL CONFERENCE ON ENVIRONMENTAL SCIENCE AND ENERGY ENGINEERING (ICESEE 2015), 2015, : 180 - 185

← 1 2 3 4 5 →