Fast FPGA-based pipelined digit-serial/parallel multipliers

被引：0

作者：

Valls, J ^{[1
]}

Sansaloni, T ^{[1
]}

Peiró, MM ^{[1
]}

Boemo, E ^{[1
]}

机构：

[1] Univ Politecn Valencia, Dept Ingn Elect, E-46071 Valencia, Spain

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper fast pipelined digit-serial/parallel multipliers are proposed. The conventional digit-serial/parallel multipliers and their pipelined versions are presented. Every structure has been implemented on FPGA and the results are given. These results have been analysed and it is detected that the pipelined ones do not have the throughput improvement expected because of a logic depth increment. As a consequence, a new structure based on the fast serial/parallel multiplier proposed in [1] has been developed. The new multipliers designed achieve better performance than the previous ones: their throughput is higher than it in the pipelined serial/parallel multipliers with nearly the same cost in area.

引用

页码：482 / 485

页数：4

共 50 条

[21] Bit-level pipelined digit-serial array processors
Aggoun, A
Ibrahim, MK
Ashur, A
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (07): : 857 - 868
[22] Design methodology for subdigit pipelined digit-serial IIR filters
Aggoun, A
Ibrahim, MK
Ashur, A
SIGNAL PROCESSING, 1998, 68 (01) : 73 - 86
[23] Digit-serial reconfigurable FPGA logic block architecture
Lee, H
Sobelman, GE
1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 469 - 478
[24] DESIGN AND FPGA IMPLEMENTATION OF DIGIT-SERIAL FIR FILTERS
Dawoud, D. S.
Masupa, S.
SAIEE AFRICA RESEARCH JOURNAL, 2006, 97 (03): : 216 - 222
[25] Design and FPGA implementation of digit-serial FIR filters
Universidad Politecnica de Valencia, Valencia, Spain
Proc IEEE Int Conf Electron Circuits Syst, (191-194):
[26] Efficient digit-serial modular multiplication algorithm on FPGA
Pan, Jeng-Shyang
Song, Pengfei
Yang, Chun-Sheng
IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (05) : 662 - 668
[27] Design and implementation of low-power digit-serial multipliers
Chang, YN
Satyanarayana, JH
Parbi, KK
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 186 - 195
[28] Design and FPGA implementation of digit-serial fir filters
Dawoud, DS
Masupe, S
2004 IEEE AFRICON: 7TH AFRICON CONFERENCE IN AFRICA, VOLS 1 AND 2: TECHNOLOGY INNOVATION, 2004, : 203 - 209
[29] Digit-serial DSP library for optimized FPGA configuration
Lee, HH
Sobelman, GE
IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 322 - 323
[30] Pipelined Parallel Join and Its FPGA-Based Acceleration
Yoshimi, Masato
Oge, Yasin
Yoshinaga, Tsutomu
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2017, 10 (04)

← 1 2 3 4 5 →