A step response based mixed-signal BIST approach

被引:1
|
作者
Walker, A [1 ]
机构
[1] N Carolina Agr & Tech State Univ, Dept Elect Engn, Greensboro, NC 27411 USA
关键词
D O I
10.1109/DFTVS.2001.966786
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new Mixed-Signal Built-in Self-test approach that is based upon the step response of a reconfigurable (or multifunction) analog block is presented in this paper. The technique requires the overlapping step response of the Circuit Under Test (CUT) for two circuit configurations. Each configuration can be realized by changing the topology of the CUT or by sampling two CUT nodes with differing step responses. The technique can effectively detect both soft and hard faults and does not require an analog-to-digital converter (ADC) and/or digital-to-analog converter(DAC). It also does not require any precision voltage sources or comparators. The approach does not require any additional analog circuits to realize the test signal generator and a two input analog multiplexer for CUT test node sampling. The paper is concluded with the application of the proposed approach to a circuit found in the work of Epstein et al [1] and two ITC'97 analog benchmark circuits.
引用
收藏
页码:329 / 337
页数:9
相关论文
共 50 条
  • [31] On-chip sinusoidal signal generation with harmonic cancelation for analog and mixed-signal BIST applications
    Manuel J. Barragan
    Gildas Leger
    Diego Vazquez
    Adoracion Rueda
    Analog Integrated Circuits and Signal Processing, 2015, 82 : 67 - 79
  • [32] A mixed-signal test bus and analog BIST with 'unlimited' time and voltage resolution
    Sunter, Stephen
    Roy, Aubin
    2011 16TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2011, : 81 - 86
  • [33] A symbolic approach for mixed-signal model checking
    Jesser, Alexander
    Hedrich, Lars
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 345 - 350
  • [34] A uniform approach to mixed-signal circuit test
    Lin, F
    Lin, ZH
    Lin, TW
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1997, 25 (02) : 81 - 93
  • [35] On-chip-ramp generators for mixed-signal BIST and ADC self-test
    Provost, B
    Sánchez-Sinencio, E
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 263 - 273
  • [36] Practical Harmonic Cancellation Techniques for the On-Chip Implementation of Sinusoidal Signal Generators for Mixed-Signal BIST Applications
    Malloug, Hani
    Barragan, Manuel J.
    Mir, Salvador
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2018, 34 (03): : 263 - 279
  • [37] Practical Harmonic Cancellation Techniques for the On-Chip Implementation of Sinusoidal Signal Generators for Mixed-Signal BIST Applications
    Hani Malloug
    Manuel J. Barragan
    Salvador Mir
    Journal of Electronic Testing, 2018, 34 : 263 - 279
  • [38] Mostly-digital design of sinusoidal signal generators for mixed-signal BIST applications using harmonic cancellation
    Malloug, Hani
    Barragan, Manuel J.
    Mir, Salvador
    Simeu, Emmanuel
    Le-Gall, Herve
    PROCEEDINGS OF THE 2016 IEEE 21ST INTERNATIONAL MIXED-SIGNALS TEST WORKSHOP (IMSTW), 2016,
  • [39] Sine-wave signal characterization using square-wave and ΣΔ-modulation:: Application to mixed-signal BIST
    Vázquez, D
    Huertas, G
    Luque, A
    Barragán, MJ
    Leger, G
    Rueda, A
    Huertas, JL
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (03): : 221 - 232
  • [40] Design of a sinusoidal signal generator with calibrated harmonic cancellation for mixed-signal BIST in a 28 nm FDSOI technology
    Malloug, Hani
    Barragan, Manuel J.
    Mir, Salvador
    Basteres, Laurent
    Le Gall, Herve
    2017 22ND IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2017,