Predicting the performance of a 3D processor-memory chip stack

被引：32

作者：

Jacob, P ^{[1
]}

Erdogan, O ^{[1
]}

Zia, A ^{[1
]}

Belemjian, PM ^{[1
]}

Kraft, RP ^{[1
]}

McDonald, JF ^{[1
]}

机构：

[1] Rensselaer Polytech Inst, Dept Elect Comp & Syst Engn, Ctr Integrated Elect, Troy, NY 12181 USA

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2005年 / 22卷 / 06期

关键词：

D O I：

10.1109/MDT.2005.151

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A primary bottleneck in the performance of a processor is in its communication with memory. By allowing the placement of processor and memory in adjacent layers, 3D design provides significant relief, reducing the communication latency. This article studies the impact of 3D design by comparing the cycles per instruction of such a design with various alternatives. © 2005 IEEE.

引用

页码：540 / 547

页数：8

共 50 条

[31] Graphics Processor Performance Analysis for 3D Applications
Issa, Joseph
Figueira, Silvia
2012 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTATIONAL TOOLS FOR ENGINEERING APPLICATIONS (ACTEA), 2012, : 269 - 272
[32] Thermal Resistance Evaluation of a Three-dimensional (3D) Chip Stack
Matsumoto, Keiji
Ibaraki, Soichiro
Sakuma, Katsuyuki
Sueoka, Kuniaki
Kikuchi, Hidekazu
Orii, Yasumitsu
Yamada, Fumiaki
2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 614 - 619
[33] Thermal performance evaluation of dual-side cooling for a three-dimensional (3D) chip stack
Matsumoto, Keiji
Mori, Hiroyuki
Orii, Yasumitsu
2016 International Conference on Electronics Packaging (ICEP), 2016, : 163 - 168
[34] A study on substrate noise coupling among TSVs in 3D chip stack
Araga, Yuuki
Nagata, Makoto
De Vos, Joeri
Van der Plas, Geert
Beyne, Eric
IEICE ELECTRONICS EXPRESS, 2018, 15 (13):
[35] Pre-Applied Inter Chip Fill Material and Process for Advanced 3D Chip Stack
Horibe, Akihiro
Yamada, Fumiaki
RELIABILITY AND MATERIALS ISSUES OF SEMICONDUCTOR OPTICAL AND ELECTRICAL DEVICES AND MATERIALS, 2010, 1195
[36] Performance and Power Consumption Analysis of Memory Efficient 3D Network-on-Chip Architecture
Yu, Xiao
Li, Li
Zhang, Yuang
Pan, Hongbing
He, Shuzhuan
2013 10TH IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION (ICCA), 2013, : 340 - 344
[37] Stackable Memory of 3D Chip Integration for Mobile Applications
Gu, S. Q.
Marchal, P.
Facchini, M.
Wang, F.
Suh, M.
Lisk, D.
Nowak, M.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 813 - +
[38] Thermal resistance measurements of interconnections for a three-dimensional (3D) chip stack
Matsumoto, Keiji
Ibaraki, Soichiro
Sakuma, Katsuyuki
Yamada, Fumiaki
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 303 - +
[39] Functional Test Pattern Generation for Maximizing Temperature in 3D IC Chip Stack
Srinivasan, Sudarshan
Kundu, Sandip
2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 109 - 116
[40] Experimental Thermal Resistance Evaluation of a Three-Dimensional (3D) Chip Stack
Matsumoto, Keiji
Ibaraki, Soichiro
Sueoka, Kuniaki
Sakuma, Katsuyuki
Kikuchi, Hidekazu
Orii, Yasumitsu
Yamada, Fumiaki
2011 27TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2011, : 125 - 130

← 1 2 3 4 5 →