Predicting the performance of a 3D processor-memory chip stack

被引：32

作者：

Jacob, P ^{[1
]}

Erdogan, O ^{[1
]}

Zia, A ^{[1
]}

Belemjian, PM ^{[1
]}

Kraft, RP ^{[1
]}

McDonald, JF ^{[1
]}

机构：

[1] Rensselaer Polytech Inst, Dept Elect Comp & Syst Engn, Ctr Integrated Elect, Troy, NY 12181 USA

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2005年 / 22卷 / 06期

关键词：

D O I：

10.1109/MDT.2005.151

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A primary bottleneck in the performance of a processor is in its communication with memory. By allowing the placement of processor and memory in adjacent layers, 3D design provides significant relief, reducing the communication latency. This article studies the impact of 3D design by comparing the cycles per instruction of such a design with various alternatives. © 2005 IEEE.

引用

页码：540 / 547

页数：8

共 50 条

[21] Hybrid 640 mbits 3D memory stack
Coello-Vera, A
Albinet, S
Venet, N
1999 INTERNATIONAL CONFERENCE ON HIGH DENSITY PACKAGING AND MCMS, PROCEEDINGS, 1999, 3830 : 91 - 96
[22] Process integration of 3D chip stack with vertical interconnection
Takahashi, K
Taguchi, Y
Tomisaka, M
Yonemura, H
Hoshino, M
Ueno, M
Egawa, Y
Nemoto, Y
Yamaji, Y
Terao, H
Umemoto, M
Kameyama, K
Suzuki, A
Okayama, Y
Yonezawa, T
Kondo, K
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 601 - +
[23] Thermal Analysis for a SiGe HBT 40 Watt 32 GHz Clock 3D Memory Processor Chip Stack using Diamond Heat Spreader Layers
McDonald, John F.
Erdogan, Okan
Jacobs, Philip
Belemjian, Paul
Gutin, Alexey
Zia, Aamir
Chu, Michael
Kim, Jin Woo
Clarke, Ryan
DeSimone, Nate
Liu, Sherry
Kraft, Russell P.
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 178 - 184
[24] 3D-TTP: Efficient Transient Temperature-Aware Power Budgeting for 3D-Stacked Processor-Memory Systems
Niknam, Sobhan
Shen, Yixian
Pathania, Anuj
Pimentel, Andy D.
2023 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2023, : 241 - 246
[25] Performance Modeling and Optimization for On-Chip Interconnects in 3D Memory Arrays
Mohseni, Javaneh
Pan, Chenyun
Naeemi, Azad
PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 252 - 257
[26] A Novel Non-TSV Approach to Enhancing the Bandwidth in 3-D Packages for Processor-memory Modules
Gupta, D.
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 124 - 128
[27] An Efficient Edge Traces Technique for 3D Interconnection of Stack Chip
Kim, Sun-Rak
Park, Ah-Young
Yoo, Choong D.
Lee, Jae Hak
Song, Jun-Yeob
Lee, Seung S.
2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1878 - 1882
[28] Performance Optimization in 3D Flash Memory Cell Stack via Process Variable Engineering
Kim, Jangsaeng
Im, Jiseong
Lee, Jong-Ho
IEEE ELECTRON DEVICE LETTERS, 2024, 45 (12) : 2395 - 2398
[29] 3-D Memory Organization and Performance Analysis for Multi-processor Network-On-Chip Architecture
Weldezion, Awet Yemane
Lu, Zhonghai
Weerasekera, Roshan
Tenhunen, Hannu
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 42 - +
[30] CoreMemDTM: Integrated Processor Core and 3D Memory Dynamic Thermal Management for Improved Performance
Siddhu, Lokesh
Kedia, Rajesh
Panda, Preeti Ranjan
PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 1377 - 1382

← 1 2 3 4 5 →