High-κ gate dielectric materials

被引:0
|
作者
Wallace, RM [1 ]
Wilk, G
机构
[1] Univ N Texas, New Lab Elect Mat & Devices, Denton, TX 76203 USA
[2] Texas Instruments Inc, Cent Res Labs, Dallas, TX 75265 USA
关键词
device performance; high-dielectric-constant materials; high-kappa gate dielectric materials; integration; permittivity; process compatibility; reliability; thermal stability;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A number of materials are currently under consideration to replace SiO2 and SiOxNy as a key component of Si-based integrated-circuit technology: the gate dielectric for the transistor. Selecting new high-kappa gate dielectric materials systems requires the consideration of many properties, which may be divided into two broad categories: (1) fundamental materials properties that include permittivity, barrier height, stability in direct contact with Si. and film morphology; and (2) device processing, integration, and performance issues such as interface quality, gate compatibility, process compatibility, and reliability. The issues that both of these categories encompass must be simultaneously addressed for any successful, manufacturable gate dielectric solution. We provide an overview of these issues in light of the accompanying articles in this issue of MRS Bulletin.
引用
收藏
页码:192 / 197
页数:6
相关论文
共 50 条
  • [31] Challenges of integration of high-κ dielectric with III-V materials
    Tsai, W.
    Goel, N.
    Koveshnikov, S.
    Majhi, P.
    Wang, W.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1540 - 1543
  • [32] Germanium pMOSFETs with Schottky-barrier germanide S/D, high-κ gate dielectric and metal gate
    Zhu, SY
    Li, R
    Lee, SJ
    Li, MF
    Du, AY
    Singh, J
    Zhu, CX
    Chin, A
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (02) : 81 - 83
  • [33] Metal Gate/High-κ Dielectric Gate Stack Reliability; Or How I Learned to Live with Trappy Oxides
    Linder, Barry P.
    Cartier, E.
    Krishnan, S.
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 3, 2013, 53 (03): : 187 - 192
  • [34] Instability study of high-κ Inter-Gate Dielectric stacks on Hybrid Floating Gate flash memory
    Zahid, M. B.
    Degraeve, R.
    Breuil, L.
    Van den Bosch, G.
    Van Houdt, J.
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [35] Gate-Defined Quantum Devices Realized in InGaAs/InP by Incorporating a High-κ Layer as Gate Dielectric
    Sun, Jie
    Larsson, Marcus
    Xu, H. Q.
    PHYSICS OF SEMICONDUCTORS: 30TH INTERNATIONAL CONFERENCE ON THE PHYSICS OF SEMICONDUCTORS, 2011, 1399
  • [36] A Comparative Study of NBTI and RTN Amplitude Distributions in High-κ Gate Dielectric pMOSFETs
    Chiu, J. P.
    Chung, Y. T.
    Wang, Tahui
    Chen, Min-Cheng
    Lu, C. Y.
    Yu, K. F.
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (02) : 176 - 178
  • [37] Amorphous lanthanum lutetium oxide thin films as an alternative high-κ gate dielectric
    Lopes, J. M. J.
    Roeckerath, M.
    Heeg, T.
    Rije, E.
    Schubert, J.
    Mantl, S.
    Afanas'ev, V. V.
    Shamuilia, S.
    Stesmans, A.
    Jia, Y.
    Schlom, D. G.
    APPLIED PHYSICS LETTERS, 2006, 89 (22)
  • [38] Si interlayer passivation on germanium MOS capacitors with high-κ dielectric and metal gate
    Bai, WP
    Lu, N
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (06) : 378 - 380
  • [39] Electrical Properties of Yttrium-Titanium Oxide High- κ Gate Dielectric on Ge
    Bera, M. K.
    Ahmet, P.
    Kakushima, K.
    Tsutsui, K.
    Sugii, N.
    Nishiyama, A.
    Hattori, T.
    Iwai, H.
    SIGE, GE, AND RELATED COMPOUNDS 4: MATERIALS, PROCESSING, AND DEVICES, 2010, 33 (06): : 275 - 284
  • [40] Impact of Constant Voltage Stress on High-κ Gate Dielectric for RF IC Performance
    Paliwoda, P. C.
    Misra, D.
    PHYSICS AND TECHNOLOGY OF HIGH-K MATERIALS 9, 2011, 41 (03): : 415 - 419