New Analytical Model for Nanoscale Tri-Gate SOI MOSFETs Including Quantum Effects

被引：16
|
作者：
Vimala, P. [1 ]
Balamurugan, N. B. [1 ]
机构：
[1] Thiagarajar Coll Engn, Dept Elect & Commun Engn, Madurai 625005, Tamil Nadu, India
来源：
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | 2014年 / 2卷 / 01期
关键词：
Device modeling; energy quantization; inversion charge; Poisson-Schrodinger equation; tri-gate MOSFET; THRESHOLD VOLTAGE; COMPACT MODEL; DEVICE; CHARGE;
D O I：
10.1109/JEDS.2014.2298915
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, an analytical model for tri-Gate (TG) MOSFETs considering quantum effects is presented. The proposed model is based on the analytical solution of Schrodinger-Poisson's equation using variational approach. An analytical expression of the inversion charge distribution function (ICDF) or wave function for the TG MOSFETs has been developed. This obtained ICDF is used to calculate the device parameters, such as the inversion charge centroid, threshold voltage, inversion charge, gate capacitance, and drain current. These parameters are modeled for various device dimensions and applied bias. The results are validated against the TCAD simulation results.
引用
收藏
页码：1 / 7
页数：7
相关论文
共 50 条
  • [21] Analytical Modeling of Nanoscale Quad Gate MOSFET Including Quantum Mechanical Effects
    Balamurugan, N. B.
    Abirami, Surya
    Buvaneswari, B.
    Sowmya, K.
    2016 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2016, : 1 - 5
  • [22] AN ANALYTICAL MODEL FOR BACK-GATE EFFECTS ON ULTRATHIN-FILM SOI MOSFETS
    CHEN, HT
    HUANG, RS
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (08) : 433 - 435
  • [23] InGaAs tri-gate MOSFETs with MOVPE regrown source/drain
    Mishima, Yuichi
    Kanazawa, Toru
    Kinoshita, Haruki
    Uehara, Eiji
    Miyamoto, Yasuyuki
    2014 72ND ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2014, : 121 - +
  • [24] SRAM Yield and Performance Enhancements with Tri-Gate Bulk MOSFETs
    Carlson, Andrew
    Sun, Xin
    Shin, Changhwan
    Liu, Tsu-Jae King
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 181 - 182
  • [25] An Analytical Model for the Non-Linearity of Triple Gate SOI MOSFETs
    Doria, R. T.
    Martino, J. A.
    Simoen, E.
    Claeys, C.
    Pavancello, M. A.
    ADVANCED SEMICONDUCTOR-ON-INSULATOR TECHNOLOGY AND RELATED PHYSICS 15, 2011, 35 (05): : 189 - 194
  • [26] Characteristics of sub 5nm Tri-Gate Nanowire MOSFETs with Single and Poly Si Channels in SOI Structure
    Suk, Sung Dae
    Li, Ming
    Yeoh, Yun Young
    Yeo, Kyoung Hwan
    Ha, Jae Kyu
    Lim, Hyunseok
    Park, HyunWoo
    Kim, Dong-Won
    Chung, TaeYoung
    Oh, Kyung Seok
    Lee, Won-Seong
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 142 - +
  • [27] Characteristics of sub 5nm Tri-Gate Nanowire MOSFETs with Single and Poly Si Channels in SOI Structure
    Suk, Sung Dae
    Li, Ming
    Yeoh, Yun Young
    Yeo, Kyoung Hwan
    Ha, Jae Kyu
    Lim, Hyunseok
    Park, HyunWoo
    Kim, Dong-Won
    Chung, TaeYoung
    Oh, Kyung Seok
    Lee, Won-Seong
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : A142 - A143
  • [28] Effects of High-k Dielectrics with Metal Gate for Electrical Characteristics of SOI TRI-GATE FinFET Transistor
    Rahou, Fatima Zohra
    Bouazza, A. Guen
    Bouazza, B.
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (04)
  • [29] Unified understanding of Vth and Id variability in tri-gate nanowire MOSFETs
    Saitoh, M.
    Ota, K.
    Tanaka, C.
    Nakabayashi, Y.
    Uchida, K.
    Numata, T.
    Digest of Technical Papers - Symposium on VLSI Technology, 2011, : 132 - 133
  • [30] Experimental Study of Tri-Gate SOI-FinFET Flash Memory
    Liu, Y. X.
    Kamei, T.
    Matsukawa, T.
    Endo, K.
    O'uchi, S.
    Tsukada, J.
    Yamauchi, H.
    Ishikawa, Y.
    Hayashida, T.
    Sakamoto, K.
    Ogura, A.
    Masahara, M.
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
12345