Harmonics and Common Mode Voltage Reduction in Multilevel SPWM Technique

被引：0
|
作者：
Chaturvedi, P. K. [1 ]
Jain, Shailendra [1 ]
Agrawal, Pramod [2 ]
机构：
[1] Natl Inst Technol, Dept Elect Engn, Bhopal, India
[2] Indian Inst Technol, Dept Elect Engn, Roorkee, Uttar Pradesh, India
来源：
PROCEEDINGS OF THE INDICON 2008 IEEEE CONFERENCE & EXHIBITION ON CONTROL, COMMUNICATIONS AND AUTOMATION, VOL II | 2008年
关键词：
Common Mode Voltage; Harmonics; Multilevel Inverter;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Conventional 2-level PWM inverters generate high dv/dt and high frequency common mode voltages which is very harmful in electric drives applications. It may damage motor bearings, conducted electromagnetic interferences, and malfunctioning of electronic equipments. This paper presents the simple methods to control the harmonics as well as common mode voltages in multilevel inverters using different structures of sine-triangle comparison method such as Phase Disposition (PD), Phase Opposition Disposition (POD), and Common Mode Voltage off-set voltage addition method. Simulation results obtained in Matlab/Power System Blockset toolbox confirms the effectiveness of these simple methods to control common mode voltages. Experimental results presented have been obtained using dSpace 1104.
引用
收藏
页码：447 / +
页数：3
相关论文
共 50 条
  • [41] Common mode voltage analysis and reduction technique for nine switch inverter fed dual load system
    Dongre A.A.
    Mishra J.P.
    Majji R.K.
    International Journal of Power Electronics, 2023, 17 (04) : 466 - 494
  • [42] Common Mode Voltage Reduction Schemes for Voltage Source Converters in an Autonomous Microgrid
    Ahmad, Tazay
    Miao, Zhixin
    2015 NORTH AMERICAN POWER SYMPOSIUM (NAPS), 2015,
  • [43] Harmonics and Common Mode Voltage Analysis with Different Power Converter Configurations in Aerospace Applications
    Liu, Yong
    See, Kye Yak
    Simanjorang, Rejeki
    Nawawi, Arie
    Lim Ziyou
    2017 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2017, : 82 - 84
  • [44] SVPWM Method for Multilevel Indirect Matrix Converter with Eliminate Common Mode Voltage
    Nguyen Dinh Tuyen
    Le Minh Phuong
    APPLIED SCIENCES-BASEL, 2019, 9 (07):
  • [45] Pulse-Width Modulation Strategy for Common Mode Voltage Elimination with Reduced Common Mode Voltage Spikes in Multilevel Inverters with Extension to Over-Modulation Mode
    Khoa-Dang Pham
    Nho-Van Nguyen
    JOURNAL OF POWER ELECTRONICS, 2019, 19 (03) : 727 - 743
  • [46] A Unique Modulation Technique for Reduced Common Mode Voltage in IMC
    Siva, Vulavakayala
    Kumar, Avneet
    Raghuram, M.
    Singh, Santosh K.
    2021 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE & EXPO (ITEC), 2021,
  • [47] Common-Mode Voltage Reduction for Regenerative AC Drives
    Tallam, Rangarajan M.
    Valdez, Carlos D. Rodrguez
    Kerkman, Russel J.
    Skibinski, Gary L.
    Lukaszewski, Richard A.
    2012 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2012, : 3301 - 3308
  • [48] Voltage and Current Harmonics Evaluation of Reduced Common-mode Voltage PWM Methods in Adjustable Speed Drives
    Zhang, Zhe
    Lee, Kevin
    2023 IEEE INTERNATIONAL ELECTRIC MACHINES & DRIVES CONFERENCE, IEMDC, 2023,
  • [49] Combined Reduction of DC-link Harmonics and Common Mode Voltage in Interleaved Multi-inverter Systems by Modified SVPWM Schemes
    Khan, Akbar A.
    Zaffar, Nauman A.
    Ikram, M. J.
    Wu, Yixuan
    Peretti, Luca
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2024,
  • [50] Output voltage harmonics analysis of single-phase SPWM inverter bridge
    Wu, Jiaju
    Wang, Wenting
    Li, Xueyong
    Sugimoto, Hidehiko
    Dianli Zidonghua Shebei / Electric Power Automation Equipment, 2008, 28 (04): : 45 - 49
12345