Harmonics and Common Mode Voltage Reduction in Multilevel SPWM Technique

被引:0
|
作者
Chaturvedi, P. K. [1 ]
Jain, Shailendra [1 ]
Agrawal, Pramod [2 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Bhopal, India
[2] Indian Inst Technol, Dept Elect Engn, Roorkee, Uttar Pradesh, India
关键词
Common Mode Voltage; Harmonics; Multilevel Inverter;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Conventional 2-level PWM inverters generate high dv/dt and high frequency common mode voltages which is very harmful in electric drives applications. It may damage motor bearings, conducted electromagnetic interferences, and malfunctioning of electronic equipments. This paper presents the simple methods to control the harmonics as well as common mode voltages in multilevel inverters using different structures of sine-triangle comparison method such as Phase Disposition (PD), Phase Opposition Disposition (POD), and Common Mode Voltage off-set voltage addition method. Simulation results obtained in Matlab/Power System Blockset toolbox confirms the effectiveness of these simple methods to control common mode voltages. Experimental results presented have been obtained using dSpace 1104.
引用
收藏
页码:447 / +
页数:3
相关论文
共 50 条
  • [21] Mitigation of common mode voltage in five phase multilevel inverter
    Usha, S.
    Geetha, A.
    Thentral, T. M. Thamizh
    Subramani, C.
    Venkatesan, M.
    MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 1761 - 1769
  • [22] A Novel Common-Mode Voltage Reduction Method of MMC: Pulse Sequential Connection Carrier Phase-Shifted SPWM
    Wang, Jiaxin
    Li, Hong
    Wang, Zuoxing
    Chu, Zhaoyi
    Zhang, Bo
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 89 - 93
  • [23] Reduction of Common-Mode Voltage in Multiphase Two-Level Inverters Using SPWM With Phase-Shifted Carriers
    Liu, Zicheng
    Zheng, Zedong
    Sudhoff, Scott D.
    Gu, Chunyang
    Li, Yongdong
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (09) : 6631 - 6645
  • [24] SVPWM Technique with Varying DC-Link Voltage for Common Mode Voltage Reduction in an Indirect Matrix Converter
    Padhee, Varsha
    Sahoo, Ashish Kumar
    Mohan, Ned
    2015 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2015, : 875 - 881
  • [25] Modulation Technique for Common Mode Voltage Reduction in a Matrix Converter Drive Operating with High Voltage Transfer Ratio
    Padhee, Varsha
    Sahoo, Ashish Kumar
    Mohan, Ned
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 1982 - 1988
  • [26] Direct Torque Control of Five-Phase Induction Motor With Common-Mode Voltage and Current Harmonics Reduction
    Tatte, Yogesh N.
    Aware, Mohan V.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (11) : 8644 - 8654
  • [27] Common mode voltage reduction technique in a three-to-three phase indirect matrix converter
    Rahman, Khaliqur
    Al-Emadi, Nasser
    Iqbal, Atif
    Rahman, Syed
    IET ELECTRIC POWER APPLICATIONS, 2018, 12 (02) : 254 - 263
  • [28] Elimination of common mode voltage and fifth and seventh harmonics in a multilevel inverter fed IM drive using 12-sided polygonal voltage space phasor
    Lakshminarayanan, Sanjay
    Mondal, Gopal
    Tekwani, P. N.
    Gopakumar, K.
    2006 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONIC, DRIVES AND ENERGY SYSTEMS, VOLS 1 AND 2, 2006, : 256 - +
  • [29] A Generalized Selective Harmonic Elimination PWM Formulation With Common-Mode Voltage Reduction Ability for Multilevel Converters
    Wu, Mingzhe
    Xue, Cheng
    Li, Yun Wei
    Yang, Kehu
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (09) : 10753 - 10765
  • [30] High voltage Buck converter topology for common mode voltage reduction
    Rockhill, A
    Lipo, TA
    Julian, AL
    APEC '98 - THIRTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 1998, : 940 - 943