A novel integration of STT-MRAM for on-chip hybrid memory by utilizing non-volatility modulation

被引：10

作者：

Park, J. -H. ^{[1
]}

Lee, J. ^{[1
]}

Jeong, J. ^{[1
]}

Pi, U. ^{[1
]}

Kim, W. K. ^{[1
]}

Lee, S. ^{[1
]}

Noh, E. ^{[1
]}

Kim, K. ^{[1
]}

Lim, W. C. ^{[1
]}

Kwon, S. ^{[1
]}

Bae, B. -J. ^{[1
]}

Kim, I. ^{[1
]}

Ji, N. ^{[1
]}

Lee, K. ^{[1
]}

Shin, H. ^{[1
]}

Han, S. H. ^{[2
]}

Hwang, S. ^{[2
]}

Jeong, D. ^{[1
]}

Lee, J. ^{[1
]}

Oh, S. C. ^{[1
]}

Park, S. O. ^{[1
]}

Song, Y. J. ^{[2
]}

Jeong, G. T. ^{[2
]}

Koh, G. H. ^{[1
]}

Hyun, S. ^{[1
]}

Hwang, K. ^{[1
]}

Nam, S. W. ^{[1
]}

Kang, H. K. ^{[1
]}

Jung, E. S. ^{[2
]}

机构：

[1] Samsung Elect Co Ltd, Semicond R&D Ctr, Hwaseong, South Korea

[2] Samsung Elect Co Ltd, Foundry Business, Giheung, South Korea

来源：

2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2019年

关键词：

D O I：

10.1109/iedm19573.2019.8993614

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate a novel way of integrating STT-MRAM for on-chip hybrid memory which exhibits either features of high-retention or high-speed implemented in separate zones in a single chip. For satisfying high-temperature retention requirement, tailored MTJs are shown to support > 10 year retention at 220 degrees C. For high-speed operation, critical improvements have been made in terms of TMR, short fail probability, overdrive and write error rate. The new integration provides a manufacturable way of combining diverse memory components by modulating nonvolatility of STT-MRAM without affecting within-chip distributions of critical properties.

引用

页数：4

共 42 条

[31] Top-pinned STT-MRAM devices with high thermal stability hybrid free layers for high density memory applications
Liu, E.
Swerts, J.
Vaysset, A.
Wu, Y.
Couet, S.
Mertens, S.
Rao, S.
Kim, W.
Van Elshocht, S.
De Boeck, J.
Kar, G. S.
2018 IEEE INTERNATIONAL MAGNETIC CONFERENCE (INTERMAG), 2018,
[32] Top-Pinned STT-MRAM Devices With High Thermal Stability Hybrid Free Layers for High-Density Memory Applications
Liu, Enlong
Swerts, Johan
Wu, Yueh Chang
Vaysset, Adrien
Couet, Sebastien
Mertens, Sofie
Rao, Siddharth
Kim, Woojin
Van Elshocht, Sven
De Boeck, Jo
Kar, Gouri Sankar
IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (11)
[33] A Hybrid Spin-charge Mixed-mode Simulation Framework for Evaluating STT-MRAM Bit-cells Utilizing Multiferroic Tunnel Junctions
Fong, Xuanyao
Roy, Kaushik
2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 372 - 375
[34] Novel CMOS Technology Compatible Nonvolatile on-chip Hybrid Memory
Yang, Zezhong
Wang, Jinhui
Hou, Ligang
Gong, Na
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[35] A 100-MHz 256b-I/O 1-Mb Planar Nonvolatile STT-MRAM with Novel Memory Cells
Wang, Rui
Dery, Hanan
Huang, Michael
Wu, Hui
2016 16TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2016,
[36] Towards Energy Efficient Hybrid On-chip Scratch Pad Memory with Non-Volatile Memory
Hu, Jingtong
Xue, Chun Jason
Zhuge, Qingfeng
Tseng, Wei-Che
Sha, Edwin H. -M.
2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 746 - 751
[37] Heavy Ion Bit Response and Analysis of 256 Megabit Non-Volatile Spin-Torque-Transfer Magnetoresistive Random Access Memory (STT-MRAM)
Katti, R. R.
Guertin, S. M.
Yang-Scharlotta, J. Y.
Daniel, A. C.
Some, R.
2018 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2018, : 321 - 324
[38] A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory
Chen, Xiaowei
Pourbakhsh, Seyed Alireza
Fu, Jingyan
Gong, Na
Wang, Jinhui
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (07) : 1277 - 1289
[39] Low-Power Hybrid STT/CMOS System-on-Chip Embedding Non-Volatile Magnetic Memory Blocks
Layer, Christophe
Jabeur, Kotb
Gros, Stephane
Becker, Laurent
Paoli, Pierre
Bernard-Granger, Fabrice
Javerliac, Virgile
Dieny, Bernard
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
[40] HaVOC: A Hybrid Memory-aware Virtualization Layer for On-Chip Distributed ScratchPad and Non-Volatile Memories
Bathen, Luis Angel
Dutt, Nikil
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 447 - 452

← 1 2 3 4 5 →