Formal Modeling and Verification for MVB

被引:4
|
作者
Xia, Mo [1 ]
Lo, Kueiming [1 ]
Shao, Shuangjia [1 ]
Sun, Mian [1 ]
机构
[1] Tsinghua Univ, Sch Software, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
关键词
D O I
10.1155/2013/470139
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
Multifunction Vehicle Bus (MVB) is a critical component in the Train Communication Network (TCN), which is widely used in most of the modern train techniques of the transportation system. How to ensure security of MVB has become an important issue. Traditional testing could not ensure the system correctness. The MVB system modeling and verification are concerned in this paper. Petri Net and model checking methods are used to verify the MVB system. A Hierarchy Colored Petri Net (HCPN) approach is presented to model and simulate the Master Transfer protocol of MVB. Synchronous and asynchronous methods are proposed to describe the entities and communication environment. Automata model of the Master Transfer protocol is designed. Based on our model checking platform (MC)-C-3, the Master Transfer protocol of the MVB is verified and some system logic critical errors are found. Experimental results show the efficiency of our methods.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Modeling and formal verification of IMPP
    Khan, S
    Waheed, A
    SERP'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH AND PRACTICE, VOLS 1 AND 2, 2003, : 522 - 528
  • [2] FORMAL MODELING AND VERIFICATION OF MICROPROCESSORS
    WINDLEY, PJ
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (01) : 54 - 72
  • [3] Abstract modeling and formal verification of microprocessors
    Hanna, Ziyad
    Computer Science - Theory and Applications, 2007, 4649 : 23 - 23
  • [4] From System Modeling To Formal Verification
    Chhokra, Ajay
    Abdelwahed, Sherif
    Dubey, Abhishek
    Neema, Sandeep
    Karsai, Gabor
    PROCEEDINGS OF THE 2015 ELECTRONIC SYSTEM LEVEL SYNTHESIS CONFERENCE (ESLSYN), 2015, : 41 - 46
  • [5] Formal Modeling and Verification of Smart Contracts
    Bai, Xiaomin
    Cheng, Zijing
    Duan, Zhangbo
    Hu, Kai
    PROCEEDINGS OF 2018 7TH INTERNATIONAL CONFERENCE ON SOFTWARE AND COMPUTER APPLICATIONS (ICSCA 2018), 2018, : 322 - 326
  • [6] Formal semantics and verification for feature modeling
    Sun, J
    Zhang, HY
    Li, YF
    Wang, H
    ICECCS 2005: 10TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS, PROCEEDINGS, 2005, : 303 - 312
  • [7] Formal Modeling and Verification of Blockchain System
    Duan, Zhangbo
    Mao, Hongliang
    Chen, Zhidong
    Bai, Xiaomin
    Hu, Kai
    Talpin, Jean-Pierre
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON COMPUTER MODELING AND SIMULATION (ICCMS 2018), 2017, : 231 - 235
  • [8] Modeling and formal verification of smart environments
    Corno, Fulvio
    Sanaullah, Muhammad
    SECURITY AND COMMUNICATION NETWORKS, 2014, 7 (10) : 1582 - 1598
  • [9] FVCAG: A framework for formal verification driven power modeling and verification
    Joseph, Arun
    Rachamalla, Spandana
    Rao, Rahul M.
    Haridass, Anand
    Nalla, Pradeep K.
    ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 260 - 265
  • [10] Formal Modeling and Verification of PCHB Asynchronous Circuits
    Sakib, Ashiq A.
    Smith, Scott C.
    Srinivasan, Sudarshan K.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (12) : 2911 - 2924