Formal semantics and verification for feature modeling

被引:0
|
作者
Sun, J [1 ]
Zhang, HY [1 ]
Li, YF [1 ]
Wang, H [1 ]
机构
[1] Univ Auckland, Dept Comp Sci, Auckland 1, New Zealand
关键词
feature modeling; domain engineering; feature oriented domain analysis; Z/EVES; alloy; formal verification;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Research on features has received much attention in the domain engineering community. Feature modeling plays an important role in the design and implementation of complex software systems. However, the presentation and analysis of feature models are still largely informal. There is also an increasing need for methods and tools that can support automated feature model analysis. This paper presents a formal engineering approach to the specification and verification of feature models. A formal semantics for the feature modeling language is defined using first-order logic. It provides a precise and rigorous formal interpretation for the graphical notation. In addition, further validation of the semantics using the Z/EVES theorem prover is presented. Finally, we demonstrate that the consistency of a feature model and its configurations can be automatically verified by encoding the semantics into the Alloy Analyzer. A case study of the Key Word in Context (KWIC) index systems feature model is presented to illustrate the verification process.
引用
收藏
页码:303 / 312
页数:10
相关论文
共 50 条
  • [1] Formal Semantics for PSL Modeling Layer and Application to the Verification of Transactional Models
    Ferro, Luca
    Pierre, Laurence
    [J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1207 - 1212
  • [2] DESIGN OF A FORMAL ESTELLE SEMANTICS FOR VERIFICATION
    BREDEREKE, J
    GOTZHEIN, R
    VOGT, FH
    [J]. IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS, 1993, 10 : 153 - 168
  • [3] Feature diagrams: A survey and a formal semantics
    Schobbens, Pierre-Yves
    Heymans, Patrick
    Trigaux, Jean Christophe
    Bontemps, Yves
    [J]. RE'06: 14TH IEEE INTERNATIONAL REQUIREMENTS ENGINEERING CONFERENCE, PROCEEDINGS, 2006, : 139 - +
  • [4] A formal verification of feature interactions
    Leneutre, J
    Tingaud, R
    [J]. ALCATEL TELECOMMUNICATIONS REVIEW, 1999, (01): : 16 - 18
  • [5] AADL execution semantics transformation for formal verification
    Abdoul, Thomas
    Champeau, Joel
    Dhaussy, Philippe
    Pillain, Pierre-Yves
    Roger, Jean-Charles
    [J]. ICECCS 2008: THIRTEENTH IEEE INTERNATIONAL CONFERENCE ON THE ENGINEERING OF COMPLEX COMPUTER SYSTEMS, PROCEEDINGS, 2008, : 263 - 268
  • [6] Hyperhierarchy of Semantics - A Formal Framework for Hyperproperties Verification
    Mastroeni, Isabella
    Pasqua, Michele
    [J]. STATIC ANALYSIS (SAS 2017), 2017, 10422 : 232 - 252
  • [7] Simulator Semantics for System Level Formal Verification
    Mancini, Toni
    Mari, Federico
    Massini, Annalisa
    Melatti, Igor
    Tronci, Enrico
    [J]. ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2015, (193): : 86 - 99
  • [8] Formal Semantics and Verification of BPMN Transaction and Compensation
    Takemura, Tsukasa
    [J]. 2008 IEEE ASIA-PACIFIC SERVICES COMPUTING CONFERENCE, VOLS 1-3, PROCEEDINGS, 2008, : 284 - 290
  • [9] A Formal CHERI-C Semantics for Verification
    Park, Seung Hoon
    Pai, Rekha
    Melham, Tom
    [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PT I, TACAS 2023, 2023, 13993 : 549 - 568
  • [10] Formal semantics for the Java modeling language
    Bruns, Daniel
    [J]. Informatik-Spektrum, 2012, 35 (01) : 45 - 49