Formal Modeling and Verification for MVB

被引:4
|
作者
Xia, Mo [1 ]
Lo, Kueiming [1 ]
Shao, Shuangjia [1 ]
Sun, Mian [1 ]
机构
[1] Tsinghua Univ, Sch Software, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
关键词
D O I
10.1155/2013/470139
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
Multifunction Vehicle Bus (MVB) is a critical component in the Train Communication Network (TCN), which is widely used in most of the modern train techniques of the transportation system. How to ensure security of MVB has become an important issue. Traditional testing could not ensure the system correctness. The MVB system modeling and verification are concerned in this paper. Petri Net and model checking methods are used to verify the MVB system. A Hierarchy Colored Petri Net (HCPN) approach is presented to model and simulate the Master Transfer protocol of MVB. Synchronous and asynchronous methods are proposed to describe the entities and communication environment. Automata model of the Master Transfer protocol is designed. Based on our model checking platform (MC)-C-3, the Master Transfer protocol of the MVB is verified and some system logic critical errors are found. Experimental results show the efficiency of our methods.
引用
收藏
页数:12
相关论文
共 50 条
  • [41] Hierarchy Modeling and Formal Verification of Emergency Treatment Processes
    Lu, Faming
    Zeng, Qingtian
    Bao, Yunxia
    Duan, Hua
    IEEE TRANSACTIONS ON SYSTEMS MAN CYBERNETICS-SYSTEMS, 2014, 44 (02): : 220 - 234
  • [42] Formal modeling and verification of fractional order linear systems
    Zhao, Chunna
    Shi, Likun
    Guan, Yong
    Li, Xiaojuan
    Shi, Zhiping
    ISA TRANSACTIONS, 2016, 62 : 87 - 93
  • [43] Study on formal modeling and verification of safety computer platform
    Wang, Xi
    Ma, Lianchuan
    Tang, Tao
    ADVANCES IN MECHANICAL ENGINEERING, 2016, 8 (05): : 1 - 13
  • [44] vTRUST: A Formal Modeling and Verification Framework for Virtualization Systems
    Hao, Jianan
    Liu, Yang
    Cai, Wentong
    Bai, Guangdong
    Sun, Jun
    FORMAL METHODS AND SOFTWARE ENGINEERING, 2013, 8144 : 329 - 346
  • [45] Formal Modeling and Verification of Controllers for a Family of DRAM Caches
    Sahoo, Debiprasanna
    Sha, Swaraj
    Satpathy, Manoranjan
    Mutyam, Madhu
    Ramesh, S.
    Roop, Partha
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2485 - 2496
  • [46] Research on Formal Modeling and Verification of on-board ATP System
    Chen, Caiyun
    Luo, Qing
    Zhang, Fang
    Wang, Daqing
    Xue, Xiaoping
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND COMPUTER APPLICATIONS (ICSA 2013), 2013, 92 : 27 - 32
  • [47] Formal modeling and verification of security controls for multimedia systems in the cloud
    Masoom Alam
    Saif-ur-Rehman Malik
    Qaisar Javed
    Abid Khan
    Shamaila Bisma Khan
    Adeel Anjum
    Nadeem Javed
    Adnan Akhunzada
    Muhammad Khurram Khan
    Multimedia Tools and Applications, 2017, 76 : 22845 - 22870
  • [48] Formal modeling and verification of UML Activity Diagrams (UAD) with FoCaLiZe
    Abbas, Messaoud
    Rioboo, Renaud
    Ben-Yelles, Choukri-Bey
    Snook, Colin F.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 114
  • [49] Formal Modeling and Verification of Rate Adaptive Pacemakers for Heart Failure
    Kim, Moon Soo
    Ai, Weiwei
    Roop, Partha S.
    Allen, Nathan
    Ramchandra, Rohit
    Paton, Julian
    2020 18TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), 2020, : 58 - 68
  • [50] Hardware Security Analysis of Arbiters: Trojan Modeling and Formal Verification
    Ibrahim, Hala
    Azmi, Haytham
    El-Kharashi, M. Watheq
    Safar, Mona
    2023 IFIP/IEEE 31ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, VLSI-SOC, 2023, : 86 - 91