ESD protection design for I/O libraries in advanced CMOS technologies

被引：9
|
作者：
Semenov, Oleg [1 ]
Somov, Sergei [1 ]
机构：
[1] Freescale Semicond LLC, Res Lab, Moscow 124489, Russia
来源：
SOLID-STATE ELECTRONICS | 2008年 / 52卷 / 08期
关键词：
electrostatic discharge (ESD); failure mechanisms; ESD devices; I/O architecture;
D O I：
10.1016/j.sse.2008.05.008
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
There are several approaches for ESD protection of integrated circuits. This paper provides practical guidelines to I/O library designers to choose the right methodology for ESD protection of I/O libraries in advanced CMOS technologies. Guidelines are provided predominantly for low-voltage I/O libraries that are commonly used for general purpose interfaces and industrial low-voltage interfaces such as DDR, MLB, USB, etc. Additionally, some general background issues of ESD protection methodologies used in the industry are considered. This paper is focused on HBM and MM ESD protection solutions. Special CDM ESD protection solutions are not considered. (C) 2008 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1127 / 1139
页数：13
相关论文
共 50 条
  • [21] NOVEL ESD PROTECTION FOR ADVANCED CMOS OUTPUT DRIVERS
    RIECK, G
    MANELY, R
    ELECTRICAL OVERSTRESS / ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 1989, 1989, : 182 - 189
  • [22] ESD protection circuit design for ultra-sensitive IO applications in advanced sub-90nm CMOS technologies
    Mergens, M
    Wybo, G
    Van Camp, B
    Keppens, B
    De Ranter, F
    Verhaege, K
    Jozwiak, P
    Armer, J
    Russ, C
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1194 - 1197
  • [23] Design and Characterization of ESD Protection Devices for High-Speed I/O in Advanced SOI Technology
    Cao, Shuqing
    Salman, Akram A.
    Chun, Jung-Hoon
    Beebe, Stephen G.
    Pelella, Mario M.
    Dutton, Robert W.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (03) : 644 - 653
  • [24] A novel SCR ESD protection for triple well CMOS technologies
    Nikolaidis, T
    Papadas, C
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (04) : 185 - 187
  • [25] Design and integration of novel SCR-based devices for ESD protection in CMOS/BiCMOS technologies
    Salcedo, JA
    Liou, JJ
    Bernier, JC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2682 - 2689
  • [26] ESD protection design for I/O cells with embedded SCR structure as power-rail ESD clamp device in nanoscale CMOS technology
    Ker, MD
    Lin, KH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2329 - 2338
  • [27] Secondary protection scheme for CMOS I/O buffers and core circuits and their ESD sensitivity
    Lee, MMO
    PROCEEDINGS OF THE 1997 6TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 1997, : 109 - 114
  • [28] GDNMOS Design for ESD protection in Submicron CMOS VLSI
    Li Zhiguo
    Yue Suge
    Sun Yongshu
    2009 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2009), 2009, : 432 - 435
  • [29] ESD protection design for I/O cells in sub-130-nm CMOS technology with embedded SCR structure
    Lin, KH
    Ker, MD
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1182 - 1185
  • [30] Advanced SCR ESD protection circuits for CMOS/SOI nanotechnologies
    Mergens, MPJ
    Marichal, O
    Thijs, S
    Van Camp, B
    Russ, CC
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 481 - 488
12345