ASA: An Adaptive Space Allocation algorithm for cache management in multi-level cache hierarchy

被引:0
|
作者
Ou, Li [1 ]
Sankar, Karthik [1 ]
He, Xubin Ben [1 ]
机构
[1] Tennessee Technol Univ, Dept Elect & Comp Engn, Cookeville, TN 38505 USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-level cache hierarchies are widely used in high-performance storage systems to improve I/O performance. However, traditional cache management algorithms are not suited well for such cache organizations. Recently proposed exclusive caching works well with single or multiple-client, low-correlated workloads, but suffers serious performance degradation with multiple-client, high-correlated workloads. In this paper, we propose a new cache space management algorithm, Adaptive Space Allocation (ASA), which implements both exclusive and inclusive caching and manages storage caches by providing optimal inclusive cache space adaptively according to the characteristic of input workloads. Ours results show that ASA increases the cumulative cache hit ratios dramatically for both high and low-correlated workloads.
引用
收藏
页码:524 / 528
页数:5
相关论文
共 50 条
  • [21] Hierarchical cache coherency protocol in a multi-level multiprocessors system
    Patel, P
    Razzaque, MM
    [J]. INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 11TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 1998, : 110 - 114
  • [22] Precise Multi-Level Inclusive Cache Analysis for WCET Estimation
    Zhang, Zhenkai
    Koutsoukos, Xenofon
    [J]. 2015 IEEE 36TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2015), 2015, : 350 - 360
  • [23] An Efficient Design and Implementation of Multi-level Cache for Database Systems
    Wang, Jiangtao
    Guo, Zhiliang
    Meng, Xiaofeng
    [J]. DATABASE SYSTEMS FOR ADVANCED APPLICATIONS, PT1, 2015, 9049 : 160 - 174
  • [24] HandlingWrite Backs in Multi-Level Cache Analysis for WCET Estimation
    Zhang, Zhenkai
    Guo, Zhishan
    Koutsoukos, Xenofon
    [J]. PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), 2017, : 208 - 217
  • [25] Adaptive Cache and Concurrency Allocation on GPGPUs
    Zheng, Zhong
    Wang, Zhiying
    Lipasti, Mikko
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2015, 14 (02) : 90 - 93
  • [26] On the partial inclusion protocol for multi level cache hierarchy in disk controller
    Huh, Jungho
    [J]. ALPIT 2007: PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ADVANCED LANGUAGE PROCESSING AND WEB INFORMATION TECHNOLOGY, 2007, : 309 - 314
  • [27] A multi-level genetic algorithm for a multi-stage space allocation problem
    Adewumi, A. O.
    Ali, M. M.
    [J]. MATHEMATICAL AND COMPUTER MODELLING, 2010, 51 (1-2) : 109 - 126
  • [28] A phase adaptive cache hierarchy for SMT processors
    Lopez, Sonia
    Garnica, Oscar
    Albonesi, David H.
    Dropsho, Steven
    Lanchares, Juan
    Hidalgo, Jose I.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (08) : 683 - 694
  • [29] Adaptive Software Cache Management
    Einziger, Gil
    Eytan, Ohad
    Friedman, Roy
    Manes, Ben
    [J]. MIDDLEWARE'18: PROCEEDINGS OF THE 2018 ACM/IFIP/USENIX MIDDLEWARE CONFERENCE, 2018, : 94 - 106
  • [30] Multi-Level Web Cache Model Used in Data Grid Application
    CHEN Lei
    [J]. Wuhan University Journal of Natural Sciences, 2006, (05) : 1216 - 1221