A DAC Mismatch Calibration Technique for Multibit ΣΔ Modulators

被引：0
|
作者：
Ali, Shafqat [1 ]
Tanner, Steve [1 ]
Farine, Pierre Andre [1 ]
机构：
[1] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland
来源：
2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2013年
关键词：
background DAC calibration; sigma-delta; modulator;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
A technique for the calibration of DAC (digital to analog converter) mismatch errors in multi-bit Sigma Delta modulators (SDM) is presented. It consists of two parts: the first is a measurement technique to obtain the relative mismatch of each feedback DAC element. The second is a correction method applied to the modulator output to correct for the effect of DAC non linearity. The proposed technique works completely in the background. The paper presents a detailed analysis of the possible error sources affecting the accuracy of the calibration, as well as a comparison with other state of the art techniques. The technique is applied to a 3rd order SDM showing almost ideal characteristics after calibration.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] A background calibration technique for multibit/stage pipelined and time-interleaved ADCs
    El-Sankary, Kamal
    Sawan, Mohamad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (06) : 448 - 452
  • [32] Improved Offline Calibration of DAC Mismatch Errors in Delta-Sigma Data Converters
    Pavan, Shanthi
    Theertham, Raviteja
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (10) : 1618 - 1622
  • [33] An 11-bit 45 MS/s pipelined ADC with rapid calibration of DAC errors in a multibit pipeline stage
    Ahmed, Imran
    Johns, David A.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (07) : 1626 - 1637
  • [34] Mismatch-shaping DAC for lowpass and bandpass multi-bit delta-sigma modulators
    Shui, T
    Schreier, R
    Hudson, F
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 352 - 355
  • [35] Two-step quantization in multibit ΔΣ modulators
    Lindfors, S
    Halonen, KAI
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (02): : 171 - 176
  • [36] Approaches to Mitigating the Impact of DAC Mismatch on the Performance of Continuous-Time Delta-Sigma Modulators
    Ding, Chongjun
    Manoli, Yiannos
    Keller, Matthias
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 329 - 332
  • [37] A Thermometer-Like Mismatch Shaping Technique With Minimum Element Transition Activity for Multibit ΔΣ DACs
    Sanyal, Arindam
    Wang, Peijun
    Sun, Nan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 461 - 465
  • [38] A single-path multibit DAC for LP ΔΣA/D converters
    Louis, L
    Roberts, GW
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 369 - 372
  • [39] A New Capacitor Mismatch Calibration Technique for SAR ADCs
    Peng, Xizhu
    Fu, Tujian
    Bao, Qingqing
    Peng, Chuanwei
    Zhuang, Haoyu
    Tang, He
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 752 - 755
  • [40] Capacitor mismatch calibration technique for pipelined A/D conversion
    Li, Fu-Le
    Li, Dong-Mei
    Zhang, Chun
    Wang, Zhi-Hua
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2002, 30 (11): : 1704 - 1706
12345