A DAC Mismatch Calibration Technique for Multibit ΣΔ Modulators

被引：0
|
作者：
Ali, Shafqat [1 ]
Tanner, Steve [1 ]
Farine, Pierre Andre [1 ]
机构：
[1] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland
来源：
2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2013年
关键词：
background DAC calibration; sigma-delta; modulator;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
A technique for the calibration of DAC (digital to analog converter) mismatch errors in multi-bit Sigma Delta modulators (SDM) is presented. It consists of two parts: the first is a measurement technique to obtain the relative mismatch of each feedback DAC element. The second is a correction method applied to the modulator output to correct for the effect of DAC non linearity. The proposed technique works completely in the background. The paper presents a detailed analysis of the possible error sources affecting the accuracy of the calibration, as well as a comparison with other state of the art techniques. The technique is applied to a 3rd order SDM showing almost ideal characteristics after calibration.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] Study of Split Capacitor DAC Mismatch and Calibration in SAR-ADC
    Zhang, Yun
    Zhao, Yiqiang
    Dai, Peng
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (01)
  • [22] A Real Time Multi-Bit DAC Mismatch Estimation & Correction Technique For Wideband Continuous Time Sigma Delta Modulators
    Bal, Ankur
    Gupta, Sharad
    Singh, Rupesh
    2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 39 - 43
  • [23] Digital Calibration of Capacitor Mismatch in Sigma-Delta Modulators
    Lee, Seung-Chul
    Chiu, Yun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (04) : 690 - 698
  • [24] Improved offline calibration for DAC mismatch in low OSR ΣΔ ADCs with distributed feedback
    De Bock, Maarten
    Babaie-Fishani, Amir
    Rombouts, Pieter
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 938 - 941
  • [25] Calibration of DAC Mismatch Errors in ΣΔ ADCs Based on a Sine-Wave Measurement
    De Bock, Maarten
    Xing, Xinpeng
    Weyten, Ludo
    Gielen, Georges
    Rombouts, Pieter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (09) : 567 - 571
  • [26] A bandpass mismatch noise-shaping technique for Σ-Δ modulators
    Vadipour, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (03) : 130 - 135
  • [27] A self-calibration technique for SSB modulators
    Treyer, DM
    Bächtold, W
    34TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2004, : 1045 - 1048
  • [28] A High Resolution Multibit Δ-Σ DAC using Noise Shaping
    Singh, Swaran R.
    Gaudet, Vincent
    Moez, Kambiz
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 427 - 430
  • [29] Digital estimation and correction of DAC errors in multibit ΔΣ ADCs
    Wang, X
    Kiss, P
    Moon, U
    Steensgaard, J
    Temes, GC
    ELECTRONICS LETTERS, 2001, 37 (07) : 414 - 415
  • [30] A clock jitter insensitive multibit DAC architecture for high-performance low-power continuous-time ΣΔ modulators
    Gerfers, E
    Ortmanns, M
    Schmitz, R
    Manoli, Y
    Soh, KM
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 958 - 961
12345